Home
last modified time | relevance | path

Searched refs:mm_parents (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt6795-topckgen.c178 static const char * const mm_parents[] = { variable
458 TOP_MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x40, 24, 3, 31, 0),
H A Dclk-mt8173-topckgen.c54 static const char * const mm_parents[] = { variable
537 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x0040, 24, 4, 31),
H A Dclk-mt6797.c110 static const char * const mm_parents[] = { variable
331 MUX(CLK_TOP_MUX_MM, "mm_sel", mm_parents,
H A Dclk-mt8183.c115 static const char * const mm_parents[] = { variable
463 mm_parents, 0x40, 0x44, 0x48, 8, 3, 15, 0x004, 1),
H A Dclk-mt2712.c143 static const char * const mm_parents[] = { variable
648 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x040, 24, 3, 31),
H A Dclk-mt8365.c108 static const char * const mm_parents[] = { variable
415 MUX_GATE_CLR_SET_UPD(CLK_TOP_MM_SEL, "mm_sel", mm_parents, 0x040, 0x044,
H A Dclk-mt6779.c122 static const char * const mm_parents[] = { variable
642 MUX_GATE_CLR_SET_UPD(CLK_TOP_MM, "mm_sel", mm_parents,
H A Dclk-mt6765.c177 static const char * const mm_parents[] = { variable
376 MUX_GATE_CLR_SET_UPD(CLK_TOP_MM_SEL, "mm_sel", mm_parents, CLK_CFG_0,
H A Dclk-mt2701.c164 static const char * const mm_parents[] = { variable
493 MUX_GATE(CLK_TOP_MM_SEL, "mm_sel", mm_parents,
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7623.c207 static const int mm_parents[] = { variable
511 MUX_GATE_FLAGS(CLK_TOP_MM_SEL, mm_parents, 0x40, 24, 3, 31,