Home
last modified time | relevance | path

Searched refs:ixDPCSSYS_CR2_LANE1_ANA_RX_PWR_CTRL1 (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h4545 #define ixDPCSSYS_CR2_LANE1_ANA_RX_PWR_CTRL1 … macro
H A Ddpcs_4_2_0_offset.h5903 #define ixDPCSSYS_CR2_LANE1_ANA_RX_PWR_CTRL1 … macro
H A Ddpcs_4_2_2_offset.h5910 #define ixDPCSSYS_CR2_LANE1_ANA_RX_PWR_CTRL1 … macro
H A Ddpcs_4_2_3_offset.h5942 #define ixDPCSSYS_CR2_LANE1_ANA_RX_PWR_CTRL1 … macro