Home
last modified time | relevance | path

Searched refs:icpu (Results 1 – 11 of 11) sorted by relevance

/openbmc/linux/kernel/irq/
H A Dipi-mux.c31 struct ipi_mux_cpu *icpu = this_cpu_ptr(ipi_mux_pcpu); in ipi_mux_mask() local
33 atomic_andnot(BIT(irqd_to_hwirq(d)), &icpu->enable); in ipi_mux_mask()
38 struct ipi_mux_cpu *icpu = this_cpu_ptr(ipi_mux_pcpu); in ipi_mux_unmask() local
41 atomic_or(ibit, &icpu->enable); in ipi_mux_unmask()
50 if (atomic_read(&icpu->bits) & ibit) in ipi_mux_unmask()
56 struct ipi_mux_cpu *icpu = this_cpu_ptr(ipi_mux_pcpu); in ipi_mux_send_mask() local
62 icpu = per_cpu_ptr(ipi_mux_pcpu, cpu); in ipi_mux_send_mask()
71 pending = atomic_fetch_or_release(ibit, &icpu->bits); in ipi_mux_send_mask()
122 struct ipi_mux_cpu *icpu = this_cpu_ptr(ipi_mux_pcpu); in ipi_mux_process() local
132 en = atomic_read(&icpu->enable); in ipi_mux_process()
[all …]
/openbmc/linux/Documentation/devicetree/bindings/interrupt-controller/
H A Dmscc,ocelot-icpu-intr.yaml4 $id: http://devicetree.org/schemas/interrupt-controller/mscc,ocelot-icpu-intr.yaml#
24 - mscc,jaguar2-icpu-intr
25 - mscc,luton-icpu-intr
26 - mscc,ocelot-icpu-intr
27 - mscc,serval-icpu-intr
56 compatible = "mscc,ocelot-icpu-intr";
/openbmc/linux/drivers/idle/
H A Dintel_idle.c96 static const struct idle_cpu *icpu __initdata;
1931 ((icpu->use_acpi || force_use_acpi) && in intel_idle_init_cstates_icpu()
1942 if (icpu->byt_auto_demotion_disable_flag) { in intel_idle_init_cstates_icpu()
1961 if (icpu) in intel_idle_cpuidle_driver_init()
2093 icpu = (const struct idle_cpu *)id->driver_data; in intel_idle_init()
2094 if (icpu) { in intel_idle_init()
2095 cpuidle_state_table = icpu->state_table; in intel_idle_init()
2096 auto_demotion_disable_flags = icpu->auto_demotion_disable_flags; in intel_idle_init()
2097 if (icpu->disable_promotion_to_c1e) in intel_idle_init()
2099 if (icpu->use_acpi || force_use_acpi) in intel_idle_init()
/openbmc/linux/arch/mips/boot/dts/mscc/
H A Dluton.dtsi60 compatible = "mscc,luton-icpu-intr";
H A Dserval.dtsi63 compatible = "mscc,serval-icpu-intr";
H A Djaguar2.dtsi64 compatible = "mscc,jaguar2-icpu-intr";
H A Docelot.dtsi60 compatible = "mscc,ocelot-icpu-intr";
/openbmc/u-boot/arch/mips/dts/
H A Dmscc,servalt.dtsi66 compatible = "mscc,servalt-icpu-intr";
H A Dmscc,serval.dtsi66 compatible = "mscc,serval-icpu-intr";
H A Dmscc,jr2.dtsi60 compatible = "mscc,jr2-icpu-intr";
H A Dmscc,ocelot.dtsi66 compatible = "mscc,ocelot-icpu-intr";