Home
last modified time | relevance | path

Searched refs:ddrmr (Results 1 – 3 of 3) sorted by relevance

/openbmc/u-boot/arch/arm/mach-imx/
H A Dddrmc-vf610.c115 struct ddrmr_regs *ddrmr = (struct ddrmr_regs *)DDR_BASE_ADDR; in ddrmc_ctrl_init_ddr3() local
119 writel(DDRMC_CR00_DRAM_CLASS_DDR3, &ddrmr->cr[0]); in ddrmc_ctrl_init_ddr3()
120 writel(DDRMC_CR02_DRAM_TINIT(timings->tinit), &ddrmr->cr[2]); in ddrmc_ctrl_init_ddr3()
121 writel(DDRMC_CR10_TRST_PWRON(timings->trst_pwron), &ddrmr->cr[10]); in ddrmc_ctrl_init_ddr3()
123 writel(DDRMC_CR11_CKE_INACTIVE(timings->cke_inactive), &ddrmr->cr[11]); in ddrmc_ctrl_init_ddr3()
125 DDRMC_CR12_CASLAT_LIN(timings->caslat_lin), &ddrmr->cr[12]); in ddrmc_ctrl_init_ddr3()
129 &ddrmr->cr[13]); in ddrmc_ctrl_init_ddr3()
132 DDRMC_CR14_TRAS_MIN(timings->tras_min), &ddrmr->cr[14]); in ddrmc_ctrl_init_ddr3()
134 DDRMC_CR16_TRTP(timings->trtp), &ddrmr->cr[16]); in ddrmc_ctrl_init_ddr3()
136 DDRMC_CR17_TMOD(timings->tmod), &ddrmr->cr[17]); in ddrmc_ctrl_init_ddr3()
[all …]
H A Dddrmc-vf610-calibration.c110 while (!(readl(&ddrmr->cr[94]) & DDRMC_CR94_SWLVL_OP_DONE))
113 do { clrsetbits_le32(&ddrmr->cr[93], DDRMC_CR93_SWLVL_LOAD, \
117 do { clrsetbits_le32(&ddrmr->cr[93], DDRMC_CR93_SWLVL_START, \
121 do { clrsetbits_le32(&ddrmr->cr[94], DDRMC_CR94_SWLVL_EXIT, \
132 static int ddrmc_cal_dqs_to_dq(struct ddrmr_regs *ddrmr) in ddrmc_cal_dqs_to_dq() argument
144 (readl(&ddrmr->cr[105]) >> DDRMC_CR105_RDLVL_DL_0_OFF) & 0xFFFF; in ddrmc_cal_dqs_to_dq()
145 u16 rdlvl_dl_1_def = readl(&ddrmr->cr[110]) & 0xFFFF; in ddrmc_cal_dqs_to_dq()
158 writel(0x40703030, &ddrmr->cr[144]); in ddrmc_cal_dqs_to_dq()
159 writel(0x40, &ddrmr->cr[145]); in ddrmc_cal_dqs_to_dq()
160 writel(0x40, &ddrmr->cr[146]); in ddrmc_cal_dqs_to_dq()
[all …]
H A Dddrmc-vf610-calibration.h43 int ddrmc_calibration(struct ddrmr_regs *ddrmr);