Home
last modified time | relevance | path

Searched refs:MSR_TM (Results 1 – 18 of 18) sorted by relevance

/openbmc/linux/arch/powerpc/kvm/
H A Dbook3s_hv_tm_builtin.c42 if (!(MSR_TM_TRANSACTIONAL(newmsr) && (newmsr & MSR_TM))) in kvmhv_p9_tm_emulation_early()
79 if (!(MSR_TM_TRANSACTIONAL(newmsr) && (newmsr & MSR_TM))) in kvmhv_p9_tm_emulation_early()
95 if (!(vcpu->arch.hfscr & HFSCR_TM) || !(msr & MSR_TM)) in kvmhv_p9_tm_emulation_early()
H A Dbook3s_hv_tm.c76 (newmsr & MSR_TM))); in kvmhv_p9_tm_emulation()
124 (newmsr & MSR_TM))); in kvmhv_p9_tm_emulation()
147 if (!(msr & MSR_TM)) { in kvmhv_p9_tm_emulation()
179 if (!(msr & MSR_TM)) { in kvmhv_p9_tm_emulation()
219 if (!(msr & MSR_TM)) { in kvmhv_p9_tm_emulation()
H A Dbook3s_emulate.c275 if (((cur_msr & MSR_TM) == 0) && in kvmppc_core_emulate_op_pr()
276 ((srr1 & MSR_TM) == 0) && in kvmppc_core_emulate_op_pr()
491 if (!(kvmppc_get_msr(vcpu) & MSR_TM)) { in kvmppc_core_emulate_op_pr()
529 if (!(kvmppc_get_msr(vcpu) & MSR_TM)) { in kvmppc_core_emulate_op_pr()
555 if (!(kvmppc_get_msr(vcpu) & MSR_TM)) { in kvmppc_core_emulate_op_pr()
589 if (!(kvmppc_get_msr(vcpu) & MSR_TM)) { in kvmppc_core_emulate_op_pr()
785 if (!(kvmppc_get_msr(vcpu) & MSR_TM)) { in kvmppc_core_emulate_mtspr_pr()
966 if (!(kvmppc_get_msr(vcpu) & MSR_TM)) { in kvmppc_core_emulate_mfspr_pr()
H A Dbook3s_pr.c239 MSR_TM | MSR_TS_MASK; in kvmppc_recalc_shadow_msr()
258 smsr &= ~MSR_TM; in kvmppc_recalc_shadow_msr()
402 if (kvmppc_get_msr(vcpu) & MSR_TM) { in kvmppc_restore_tm_pr()
414 if (kvmppc_get_msr(vcpu) & MSR_TM) { in kvmppc_restore_tm_pr()
551 if (kvmppc_get_msr(vcpu) & MSR_TM) in kvmppc_set_msr_pr()
1003 guest_fac_enabled = kvmppc_get_msr(vcpu) & MSR_TM; in kvmppc_handle_fac()
H A Dtm.S235 li r6, MSR_TM >> 32
H A Dbook3s_hv_p9_entry.c510 msr_needed |= MSR_TM; in kvmppc_msr_hard_disable_set_facilities()
H A Dbook3s_hv.c4827 (current->thread.regs->msr & MSR_TM)) { in kvmppc_vcpu_run_hv()
4862 msr |= MSR_TM; in kvmppc_vcpu_run_hv()
/openbmc/linux/arch/powerpc/kernel/
H A Dsyscall.c101 mtmsr(mfmsr() | MSR_TM); in system_call_exception()
H A Dprocess.c930 return tsk && tsk->thread.regs && (tsk->thread.regs->msr & MSR_TM); in tm_enabled()
1031 if (!(thread->regs->msr & MSR_TM)) in tm_recheckpoint()
1100 prev->thread.regs->msr &= ~MSR_TM; in __switch_to_tm()
1208 if (usermsr & MSR_TM) { in kvmppc_save_user_regs()
1212 current->thread.regs->msr &= ~MSR_TM; in kvmppc_save_user_regs()
1513 {MSR_TM, "E"},
1526 if (val & (MSR_TM | MSR_TS_S | MSR_TS_T)) { in print_tm_bits()
H A Dtm.S53 li r3, MSR_TM >> 32
64 li r3, MSR_TM >> 32
H A Dsignal_64.c594 regs_set_return_msr(regs, regs->msr | MSR_TM); in restore_tm_sigcontexts()
H A Dtraps.c1730 regs_set_return_msr(regs, regs->msr | MSR_TM); in tm_unavailable()
/openbmc/qemu/target/ppc/
H A Dhelper_regs.c177 if ((ppc_flags & POWERPC_FLAG_TM) && (msr & (1ull << MSR_TM))) { in hreg_compute_hflags_value()
H A Dcpu.h429 #define MSR_TM PPC_BIT_NR(31) /* Transactional Memory Available (Book3s) */ macro
479 FIELD(MSR, TM, MSR_TM, 1)
H A Dtranslate.c1344 gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); in spr_read_tm()
1350 gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); in spr_write_tm()
1356 gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); in spr_read_tm_upper32()
1362 gen_msr_facility_check(ctx, SPR_FSCR, MSR_TM, sprn, FSCR_IC_TM); in spr_write_tm_upper32()
H A Dcpu_init.c6348 (1ull << MSR_TM) | in POWERPC_FAMILY()
6542 (1ull << MSR_TM) | in POWERPC_FAMILY()
7284 msr |= (target_ulong)1 << MSR_TM; /* Transactional memory */ in ppc_cpu_reset_hold()
/openbmc/linux/arch/powerpc/include/asm/
H A Dreg.h115 #define MSR_TM __MASK(MSR_TM_LG) /* Transactional Mem Available */ macro
/openbmc/linux/arch/powerpc/xmon/
H A Dxmon.c2062 if (msr & MSR_TM) { in dump_207_sprs()