Home
last modified time | relevance | path

Searched refs:logic (Results 201 – 225 of 515) sorted by relevance

12345678910>>...21

/openbmc/linux/tools/testing/selftests/arm64/signal/
H A DREADME48 expecting), using the same logic/perspective as in the arm64 Kernel signals
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-security/nmap/files/
H A D0002-Fix-building-with-libc.patch57 * the matching logic. */
/openbmc/linux/Documentation/driver-api/pldmfw/
H A Dindex.rst28 ``pldmfw`` implements logic to parse the packed binary format of the PLDM
/openbmc/linux/Documentation/devicetree/bindings/gpio/
H A Dgpio-mmio.yaml15 of set/clear-bit registers. Such controllers are common for glue logic in
H A Dxlnx,gpio-xilinx.yaml94 description: This parameter enables interrupt control logic
/openbmc/linux/Documentation/devicetree/bindings/pinctrl/
H A Dcirrus,madera.yaml14 interfacing to external hardware and to provide logic outputs to other devices.
/openbmc/openbmc/meta-openembedded/meta-networking/recipes-protocols/freediameter/files/
H A D0001-libfdcore-sctp.c-update-the-old-sctp-api-check.patch58 And above logic make defined(SCTP_RECVRCVINFO) to
/openbmc/u-boot/board/logicpd/imx6/
H A DREADME33 cp u-boot-dtb.img /dev/media/logic/boot
/openbmc/openbmc/meta-openembedded/meta-oe/recipes-kernel/ipmiutil/ipmiutil/
H A Dfix_systemd_path.patch83 dnl start main logic
/openbmc/linux/Documentation/driver-api/tty/
H A Dtty_ldisc.rst72 minimal impact as most receive logic uses the flip buffers and they only
/openbmc/linux/Documentation/devicetree/bindings/pci/
H A Dapple,pcie.yaml16 The controller incorporates Synopsys DesigWare PCIe logic to
H A Dnvidia,tegra20-pcie.txt85 - avdd-pex-supply: Power supply for analog PCIe logic. Must supply 1.05 V.
105 - avdd-pexa-supply: Power supply for analog PCIe logic. Must supply 1.05 V.
108 - avdd-pexb-supply: Power supply for analog PCIe logic. Must supply 1.05 V.
113 - avddio-pex-supply: Power supply for analog PCIe logic. Must supply 1.05 V.
/openbmc/linux/Documentation/devicetree/bindings/display/
H A Damlogic,meson-dw-hdmi.yaml84 description: phandle to an external 5V regulator to power the HDMI logic
/openbmc/linux/Documentation/devicetree/bindings/mfd/
H A Drohm,bd9576-pmic.yaml16 monitoring. A watchdog logic with slow ping/windowed modes is also included.
/openbmc/linux/Documentation/devicetree/bindings/regulator/
H A Dpwm-regulator.yaml104 * Inverted PWM logic, and the duty cycle range is limited
/openbmc/linux/Documentation/devicetree/bindings/fpga/
H A Dfpga-region.txt60 prevent spurious signals on the cpu bus and to the soft logic.
61 * FPGA bridges may be actual hardware or soft logic on an FPGA.
101 a soft logic bridge (Bridge0-2) in the FPGA. The contents of each PRR can be
473 the connections must be held at a fixed logic level. This can be achieved by
/openbmc/linux/Documentation/devicetree/bindings/mmc/
H A Dsdhci-st.txt9 to set the internal glue logic used for configuring the MMC
/openbmc/qemu/docs/spin/
H A Dtcg-exclusive.promela68 // this is the logic from cpus-common.c
/openbmc/linux/Documentation/devicetree/bindings/usb/
H A Dnvidia,tegra186-xusb.yaml105 description: PCIe/USB3 analog logic power supply. Must supply 1.05 V.
H A Dnvidia,tegra-xudc.yaml106 description: PCIe/USB3 analog logic power supply. Must supply 1.05 V.
H A Dnvidia,tegra194-xusb.yaml106 description: PCIe/USB3 analog logic power supply. Must supply 1.05 V.
/openbmc/linux/Documentation/devicetree/bindings/display/bridge/
H A Dfsl,imx8qxp-ldb.yaml34 the SoC reference manuals. The pixel mapper uses logic of LDBs embedded in
/openbmc/linux/Documentation/devicetree/bindings/net/
H A Damlogic,meson-dwmac.yaml50 - description: The clock which drives the timing adjustment logic
/openbmc/docs/designs/
H A Dtarget-fail-monitoring.md162 Units have an OnError directive. Could put the error logging logic within that
177 fail and the code logic defined in this design will also log an error.
/openbmc/linux/Documentation/devicetree/bindings/power/
H A Drockchip-io-domain.yaml27 any logic for deciding what voltage we should set regulators to
28 any logic for deciding whether regulators (or internal SoC blocks)

12345678910>>...21