Searched refs:chips (Results 626 – 650 of 891) sorted by relevance
1...<<21222324252627282930>>...36
23 chips via the platform device and driver system.
3 The PCF857x-compatible chips have "quasi-bidirectional" I/O lines that can be
4 Supported chips:
6 Supported chips:
7 Supported chips:
4 The `Nuvoton iBMC`_ chips (NPCM7xx) are a family of ARM-based SoCs that are
103 and MPC86xx family of chips, the eTSEC on LS1021A and the FEC
14 flash chips. The device tree may optionally contain sub-nodes
24 enum chips { enum
60 - Added exclusion for the 53C1010 and 53C1010_66 chips135 function chips, since I cannot make sure for what chip revisions 228 - Ignore chips that are driven by SISL RAID (DAC 960).271 documented feature that in fact seems not to work: (53C8XX chips 483 . Memory Read Line is not enabled for 875 and 875-like chips.
5 standalone chips are most likely better represented as GPIOs, although there
1 DSP side awareness for Freescale heterogeneous multicore chips based on
259 cfi->chips[i].start += offset; in amd76xrom_init_one()
46 enum chips { lm92, max6635 }; enum
99 on Fusion MPT compatible hardware (LSIFC9xx chips).
11 and newer chips. It is located on the Host1x bus and typically
8 with LS7A chipsets. The irq chips in LoongArch computers include CPUINTC (CPU Core
14 This binding describes Qualcomm UART-attached bluetooth chips.