/openbmc/u-boot/board/freescale/mpc8572ds/ |
H A D | mpc8572ds.c | 63 volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR; in fixed_sdram()
|
/openbmc/u-boot/include/configs/ |
H A D | M54455EVB.h | 141 #define CONFIG_SYS_IMMR CONFIG_SYS_MBAR macro
|
H A D | MPC8610HPCD.h | 68 #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */ macro
|
H A D | xpedite517x.h | 75 #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR macro
|
H A D | sbc8641d.h | 81 #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */ macro
|
H A D | BSC9132QDS.h | 190 #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR macro
|
H A D | MPC8641HPCN.h | 86 #define CONFIG_SYS_IMMR CONFIG_SYS_CCSRBAR /* PQII uses CONFIG_SYS_IMMR */ macro
|
/openbmc/u-boot/board/sbc8641d/ |
H A D | sbc8641d.c | 98 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR; in fixed_sdram()
|
/openbmc/u-boot/board/freescale/ls1012aqds/ |
H A D | ls1012aqds.c | 120 struct ccsr_cci400 *cci = (struct ccsr_cci400 *)(CONFIG_SYS_IMMR + in board_init()
|
/openbmc/u-boot/board/freescale/mpc8568mds/ |
H A D | mpc8568mds.c | 107 port_c = (struct par_io*)(CONFIG_SYS_IMMR + 0xe0140); in board_early_init_f()
|
/openbmc/u-boot/board/freescale/mpc8536ds/ |
H A D | mpc8536ds.c | 91 volatile immap_t *immap = (immap_t *)CONFIG_SYS_IMMR; in fixed_sdram()
|
/openbmc/u-boot/drivers/cpu/ |
H A D | mpc83xx_cpu.c | 51 immap_t *immr = (immap_t *)CONFIG_SYS_IMMR; in get_spridr()
|
/openbmc/u-boot/common/ |
H A D | board_f.c | 602 bd->bi_immr_base = CONFIG_SYS_IMMR; /* base of IMMR register */ in setup_board_part1() 608 bd->bi_immrbar = CONFIG_SYS_IMMR; in setup_board_part1()
|
/openbmc/u-boot/arch/powerpc/cpu/mpc8xxx/ |
H A D | law.c | 26 #define LAW_BASE (CONFIG_SYS_IMMR + 0xc08)
|
H A D | srio.c | 44 (&((immap_t *)CONFIG_SYS_IMMR)->im_gur)
|
/openbmc/u-boot/arch/powerpc/cpu/mpc85xx/ |
H A D | cpu_init.c | 1038 uint qe_base = CONFIG_SYS_IMMR + 0x00140000; /* QE immr base */ in cpu_secondary_init_r() 1040 uint qe_base = CONFIG_SYS_IMMR + 0x00080000; /* QE immr base */ in cpu_secondary_init_r()
|
/openbmc/u-boot/board/freescale/mpc8569mds/ |
H A D | mpc8569mds.c | 187 gur = (struct ccsr_gur *)(CONFIG_SYS_IMMR + 0xe0000); in board_early_init_f()
|
/openbmc/u-boot/arch/powerpc/cpu/mpc83xx/ |
H A D | cpu_init.c | 333 uint qe_base = CONFIG_SYS_IMMR + 0x00100000; /* QE immr base */ in cpu_init_r()
|
H A D | speed.c | 78 volatile immap_t *im = (immap_t *) CONFIG_SYS_IMMR; in get_clocks()
|
/openbmc/u-boot/drivers/clk/ |
H A D | mpc83xx_clk.c | 99 immap_t *im = (immap_t *)CONFIG_SYS_IMMR; in init_single_clk()
|
/openbmc/u-boot/drivers/ram/ |
H A D | mpc83xx_sdram.c | 145 immap_t *im = (immap_t *)CONFIG_SYS_IMMR; in mpc83xx_sdram_static_init() 313 immap_t *im = (immap_t *)CONFIG_SYS_IMMR; in mpc83xx_sdram_probe()
|
/openbmc/u-boot/board/freescale/m53017evb/ |
H A D | README | 98 CONFIG_SYS_IMMR -- define for MBAR offset
|
/openbmc/u-boot/drivers/usb/host/ |
H A D | sl811-hcd.c | 94 volatile immap_t *immap = (immap_t *) CONFIG_SYS_IMMR; in usb_init_kup4x()
|
/openbmc/u-boot/board/freescale/m52277evb/ |
H A D | README | 89 CONFIG_SYS_IMMR -- define for MBAR offset
|
/openbmc/u-boot/doc/ |
H A D | README.m54418twr | 85 CONFIG_SYS_IMMR -- define for MBAR offset
|