Home
last modified time | relevance | path

Searched defs:_pd_reg (Results 1 – 23 of 23) sorted by relevance

/openbmc/linux/drivers/clk/mediatek/
H A Dclk-mt7986-apmixed.c24 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift, \ argument
36 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
H A Dclk-mt7981-apmixed.c26 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift, \ argument
38 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
H A Dclk-mt8516-apmixedsys.c24 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
44 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
H A Dclk-mt8167-apmixedsys.c23 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
43 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
H A Dclk-mt2712-apmixedsys.c22 _pd_reg, _pd_shift, _tuner_reg, _tuner_en_reg, \ argument
45 _pd_reg, _pd_shift, _tuner_reg, _tuner_en_reg, \ argument
H A Dclk-mt7622-apmixedsys.c21 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
42 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
H A Dclk-mt8365-apmixedsys.c20 _pd_reg, _pd_shift, _tuner_reg, _tuner_en_reg, \ argument
46 _pd_reg, _pd_shift, _tuner_reg, \ argument
H A Dclk-mt8173-apmixedsys.c25 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
45 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
H A Dclk-mt8183-apmixedsys.c55 _rst_bar_mask, _pcwbits, _pcwibits, _pd_reg, \ argument
82 _rst_bar_mask, _pcwbits, _pcwibits, _pd_reg, \ argument
H A Dclk-mt8192-apmixedsys.c36 _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift, \ argument
64 _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift, \ argument
H A Dclk-mt8195-apusys_pll.c28 #define PLL(_id, _name, _reg, _pwr_reg, _pd_reg, _pcw_reg) { \ argument
H A Dclk-mt8135-apmixedsys.c20 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, _pd_shift, _tuner_reg,… argument
H A Dclk-mt7629.c24 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
45 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
H A Dclk-mt6797.c600 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
620 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, \ argument
H A Dclk-mt8188-apmixedsys.c33 _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift, \ argument
H A Dclk-mt8186-apmixedsys.c20 _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift, \ argument
H A Dclk-mt6779.c1146 _rst_bar_mask, _pcwbits, _pcwibits, _pd_reg, \ argument
1173 _rst_bar_mask, _pcwbits, _pcwibits, _pd_reg, \ argument
H A Dclk-mt6795-apmixedsys.c27 _pd_reg, _pd_shift, _tuner_reg, _pcw_reg, _pcw_shift) { \ argument
H A Dclk-mt8195-apmixedsys.c34 _rst_bar_mask, _pcwbits, _pd_reg, _pd_shift, \ argument
H A Dclk-mt6765.c672 _pcwibits, _pd_reg, _pd_shift, _tuner_reg, _tuner_en_reg,\ argument
696 _pcwibits, _pd_reg, _pd_shift, _tuner_reg, \ argument
H A Dclk-mt2701.c921 #define PLL(_id, _name, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
/openbmc/u-boot/drivers/clk/mediatek/
H A Dclk-mt7629.c31 #define PLL(_id, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument
H A Dclk-mt7623.c27 #define PLL(_id, _reg, _pwr_reg, _en_mask, _flags, _pcwbits, _pd_reg, \ argument