| /openbmc/u-boot/arch/arm/mach-uniphier/dram/ |
| H A D | cmd_ddrmphy.c | 95 int phy, zq, i; in zq_dump() local
104 for (zq = 0; zq < param->phy[phy].nr_zq; zq++) { in zq_dump()
105 printf("PHY%dZQ%d:", phy, zq); in zq_dump()
|
| H A D | umc-pxs2.c | 148 int zq, dx; in ddrphy_init() local
208 for (zq = 0; zq < 4; zq++) { in ddrphy_init()
|
| /openbmc/u-boot/arch/arm/mach-sunxi/ |
| H A D | dram_sun50i_h6.c | 588 clrsetbits_le32(&mctl_phy->zq[0].zqcr, 0x700, val); in mctl_channel_init()
589 clrsetbits_le32(&mctl_phy->zq[0].zqpr[0], 0xff, in mctl_channel_init()
591 clrbits_le32(&mctl_phy->zq[0].zqor[0], 0xfffff); in mctl_channel_init()
592 setbits_le32(&mctl_phy->zq[0].zqor[0], (CONFIG_DRAM_ZQ >> 8) & 0xff); in mctl_channel_init()
593 setbits_le32(&mctl_phy->zq[0].zqor[0], (CONFIG_DRAM_ZQ & 0xf00) - 0x100); in mctl_channel_init()
594 setbits_le32(&mctl_phy->zq[0].zqor[0], (CONFIG_DRAM_ZQ & 0xff00) << 4); in mctl_channel_init()
595 clrbits_le32(&mctl_phy->zq[1].zqpr[0], 0xfffff); in mctl_channel_init()
596 setbits_le32(&mctl_phy->zq[1].zqpr[0], (CONFIG_DRAM_ZQ >> 16) & 0xff); in mctl_channel_init()
597 setbits_le32(&mctl_phy->zq[1].zqpr[0], ((CONFIG_DRAM_ZQ >> 8) & 0xf00) - 0x100); in mctl_channel_init()
598 setbits_le32(&mctl_phy->zq[1].zqpr[0], (CONFIG_DRAM_ZQ & 0xff0000) >> 4); in mctl_channel_init()
|
| H A D | dram_sun8i_a23.c | 32 .zq = CONFIG_DRAM_ZQ,
229 writel((dram_para.zq >> 8) & 0xff, &mctl_phy->zqcr1); in mctl_init()
236 writel(dram_para.zq & 0xff, &mctl_phy->zqcr1); in mctl_init()
246 writel(dram_para.zq & 0xff, &mctl_phy->zqcr1); in mctl_init()
|
| H A D | dram_sunxi_dw.c | 307 u8 zq = (CONFIG_DRAM_ZQ >> (i * 4)) & 0xf; in mctl_h3_zq_calibration_quirk() local
309 writel((zq << 20) | (zq << 16) | (zq << 12) | in mctl_h3_zq_calibration_quirk()
310 (zq << 8) | (zq << 4) | (zq << 0), in mctl_h3_zq_calibration_quirk()
|
| H A D | dram_sun9i.c | 696 clrsetbits_le32(&mctl_phy->zq[0].pr, 0xff, in mctl_channel_init()
698 clrsetbits_le32(&mctl_phy->zq[1].pr, 0xff, in mctl_channel_init()
700 clrsetbits_le32(&mctl_phy->zq[2].pr, 0xff, in mctl_channel_init()
726 writel(0x04058D02, &mctl_phy->zq[0].cr); /* CK/CA */ in mctl_channel_init()
727 writel(0x04058D02, &mctl_phy->zq[1].cr); /* DX0/DX1 */ in mctl_channel_init()
728 writel(0x04058D02, &mctl_phy->zq[2].cr); /* DX2/DX3 */ in mctl_channel_init()
|
| H A D | dram_sun4i.c | 510 static void mctl_set_impedance(u32 zq, bool odt_en) in mctl_set_impedance() argument
514 u32 zprog = zq & 0xFF, zdata = (zq >> 8) & 0xFFFFF; in mctl_set_impedance()
622 mctl_set_impedance(para->zq, para->odt_en); in dramc_init_helper()
|
| H A D | Kconfig | 428 int "sunxi dram zq value"
436 Set the dram zq value.
|
| /openbmc/u-boot/board/sunxi/ |
| H A D | dram_sun4i_auto.c | 11 .zq = CONFIG_DRAM_ZQ,
|
| H A D | dram_sun5i_auto.c | 14 .zq = CONFIG_DRAM_ZQ,
|
| /openbmc/u-boot/arch/arm/mach-omap2/ |
| H A D | emif-common.c | 767 u32 zq = 0, val = 0; in get_zq_config_reg() local
776 zq |= val << EMIF_REG_ZQ_REFINTERVAL_SHIFT; in get_zq_config_reg()
778 zq |= (REG_ZQ_ZQCL_MULT - 1) << EMIF_REG_ZQ_ZQCL_MULT_SHIFT; in get_zq_config_reg()
780 zq |= (REG_ZQ_ZQINIT_MULT - 1) << EMIF_REG_ZQ_ZQINIT_MULT_SHIFT; in get_zq_config_reg()
782 zq |= REG_ZQ_SFEXITEN_ENABLE << EMIF_REG_ZQ_SFEXITEN_SHIFT; in get_zq_config_reg()
792 zq |= REG_ZQ_DUALCALEN_DISABLE << EMIF_REG_ZQ_DUALCALEN_SHIFT; in get_zq_config_reg()
794 zq |= REG_ZQ_CS0EN_ENABLE << EMIF_REG_ZQ_CS0EN_SHIFT; in get_zq_config_reg()
796 zq |= (cs1_device ? 1 : 0) << EMIF_REG_ZQ_CS1EN_SHIFT; in get_zq_config_reg()
798 return zq; in get_zq_config_reg()
|
| /openbmc/u-boot/arch/arm/dts/ |
| H A D | k3-am654-ddr.dtsi | 190 ti,phy-zq = <
|
| /openbmc/u-boot/drivers/ram/ |
| H A D | k3-am654-ddrss.c | 203 struct ddrss_ddrphy_zq_params *zq = &ddrss->params.phy_zq; in am654_ddrss_phy_configuration() local
232 ddrss_phy_writel(DDRSS_DDRPHY_ZQCR, zq->ddrphy_zqcr); in am654_ddrss_phy_configuration()
233 ddrss_phy_writel(DDRSS_DDRPHY_ZQ0PR0, zq->ddrphy_zq0pr0); in am654_ddrss_phy_configuration()
234 ddrss_phy_writel(DDRSS_DDRPHY_ZQ1PR0, zq->ddrphy_zq1pr0); in am654_ddrss_phy_configuration()
|
| /openbmc/u-boot/arch/arm/include/asm/arch-sunxi/ |
| H A D | dram_sun4i.h | 76 u32 zq; member
|
| H A D | dram_sun50i_h6.h | 232 } zq[2]; /* 0x680, 0x6a0 */ member
|
| H A D | dram_sun9i.h | 140 } zq[4]; /* 0x240, 0x250, 0x260, 0x270 */ member
|
| H A D | dram_sun8i_a23.h | 19 u32 zq; member
|
| /openbmc/openbmc/meta-arm/meta-arm-bsp/recipes-bsp/uefi/files/ |
| H A D | 0001-BootLogoLib-align-logo-coords-to-be-even.patch | 155 zq-!GQnJG=%SX3P($>r7~@!*-1Dd<WEFN+=vMV96=PkJ|zyn%2SBJMsh)q$$gV3gz?
|