Home
last modified time | relevance | path

Searched refs:wr_enable (Results 1 – 18 of 18) sorted by relevance

/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/catalog/
H A Ddpu_6_5_qcm2290.h118 {.rd_enable = 1, .wr_enable = 1},
119 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_3_sm6115.h126 {.rd_enable = 1, .wr_enable = 1},
127 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_9_sm6375.h136 {.rd_enable = 1, .wr_enable = 1},
137 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_4_sm6125.h190 {.rd_enable = 1, .wr_enable = 1},
191 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_4_sm6350.h197 {.rd_enable = 1, .wr_enable = 1},
198 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_2_sc7180.h195 {.rd_enable = 1, .wr_enable = 1},
196 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_7_2_sc7280.h242 {.rd_enable = 1, .wr_enable = 1},
243 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_4_0_sdm845.h323 {.rd_enable = 1, .wr_enable = 1},
324 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_3_0_msm8998.h306 {.rd_enable = 1, .wr_enable = 1},
307 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_7_0_sm8350.h390 {.rd_enable = 1, .wr_enable = 1},
391 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_6_0_sm8250.h380 {.rd_enable = 1, .wr_enable = 1},
381 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_0_sm8150.h366 {.rd_enable = 1, .wr_enable = 1},
367 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_9_0_sm8550.h411 {.rd_enable = 1, .wr_enable = 1},
412 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_5_1_sc8180x.h394 {.rd_enable = 1, .wr_enable = 1},
395 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_8_1_sm8450.h412 {.rd_enable = 1, .wr_enable = 1},
413 {.rd_enable = 1, .wr_enable = 0}
H A Ddpu_8_0_sc8280xp.h436 {.rd_enable = 1, .wr_enable = 1},
437 {.rd_enable = 1, .wr_enable = 0}
/openbmc/linux/drivers/gpu/drm/msm/disp/dpu1/
H A Ddpu_hw_catalog.h715 bool wr_enable; member
H A Ddpu_encoder_phys_wb.c168 perf->cdp_cfg[DPU_PERF_CDP_USAGE_NRT].wr_enable); in dpu_encoder_phys_wb_setup_fb()