Home
last modified time | relevance | path

Searched refs:vu_short (Results 1 – 10 of 10) sorted by relevance

/openbmc/u-boot/drivers/net/
H A Dax88796.h27 #define AX88796L_CR (*(vu_short *)(AX88796L_REG_CR))
28 #define AX88796L_MEMR (*(vu_short *)(AX88796L_REG_MEMR))
52 *( (vu_short *) ((_b_) + ((_o_) * 2) + ISA_OFFSET))
54 *((vu_short *)((_b_) + ((_o_) * 2) + ISA_OFFSET)) = (_d_)
55 #define DP_IN_DATA(_b_, _d_) (_d_) = *( (vu_short *) ((_b_) + ISA_OFFSET))
56 #define DP_OUT_DATA(_b_, _d_) *( (vu_short *) ((_b_)+ISA_OFFSET)) = (_d_)
60 #define DP_IN(_b_, _o_, _d_) (_d_) = *( (vu_short *)((_b_)+(_o_ )+ISA_OFFSET))
61 #define DP_OUT(_b_, _o_, _d_) *((vu_short *)((_b_)+(_o_)+ISA_OFFSET)) = (_d_)
62 #define DP_IN_DATA(_b_, _d_) (_d_) = *( (vu_short *) ((_b_)+ISA_OFFSET))
63 #define DP_OUT_DATA(_b_, _d_) *( (vu_short *) ((_b_)+ISA_OFFSET)) = (_d_)
H A Dnatsemi.c254 return le16_to_cpu(*(vu_short *) (addr + dev->iobase)); in INW()
266 *(vu_short *) ((addr + dev->iobase)) = cpu_to_le16(command); in OUTW()
H A Dns8382x.c275 return le16_to_cpu(*(vu_short *) (addr + dev->iobase)); in INW()
287 *(vu_short *) ((addr + dev->iobase)) = cpu_to_le16(command); in OUTW()
/openbmc/u-boot/arch/m68k/include/asm/
H A Dm5282.h208 #define MCFGPIO_PEPAR (*(vu_short *)(CONFIG_SYS_MBAR+0x100052))
211 #define MCFGPIO_PASPAR (*(vu_short *)(CONFIG_SYS_MBAR+0x100056))
363 #define MCFCCM_CCR (*(vu_short *)(CONFIG_SYS_MBAR+0x00110004))
364 #define MCFCCM_RCON (*(vu_short *)(CONFIG_SYS_MBAR+0x00110008))
365 #define MCFCCM_CIR (*(vu_short *)(CONFIG_SYS_MBAR+0x0011000A))
421 #define MCFWTM_WCR (*(vu_short *)(CONFIG_SYS_MBAR+0x00140000))
422 #define MCFWTM_WMR (*(vu_short *)(CONFIG_SYS_MBAR+0x00140002))
424 #define MCFWTM_WSR (*(vu_short *)(CONFIG_SYS_MBAR+0x00140006))
443 #define MCFGPTA_GPTC0 (*(vu_short *)(CONFIG_SYS_MBAR+0x1A0010))
444 #define MCFGPTA_GPTC1 (*(vu_short *)(CONFIG_SYS_MBAR+0x1A0012))
[all …]
/openbmc/u-boot/board/renesas/ap325rxa/
H A Dcpld-ap325rxa.c30 #define SCSMR (vu_short *)(SCIF_BASE + 0x00)
32 #define SCSCR (vu_short *)(SCIF_BASE + 0x08)
34 #define SC_SR (vu_short *)(SCIF_BASE + 0x10)
35 #define SCFCR (vu_short *)(SCIF_BASE + 0x18)
53 #define CPLD_PFC_ADR ((vu_short *)0xA4050112)
192 *((vu_short *)HIZCRB) = 0x0000; in init_cpld()
/openbmc/u-boot/drivers/pci/
H A Dpci_sh7780.c30 #define p4_inw(addr) (*(vu_short *)addr)
31 #define p4_outw(data, addr) (*(vu_short *)addr) = (data)
H A Dpci_sh7751.c16 #define SH7751_BCR2 (vu_short *)0xFF800004
21 #define SH7751_BCR3 (vu_short *)0xFF800050
/openbmc/u-boot/drivers/video/
H A Dbus_vcxk.c12 vu_short *vcxk_bws_word = ((vu_short *)(CONFIG_SYS_VCXK_BASE));
188 vu_short dataptr; in vcxk_setpixel()
/openbmc/u-boot/board/renesas/sh7763rdp/
H A Dsh7763rdp.c36 vu_short dat; in board_init()
/openbmc/u-boot/include/
H A Dcommon.h14 typedef volatile unsigned short vu_short; typedef