12439e4bfSJean-Christophe PLAGNIOL-VILLARD /*
22439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi.c: A U-Boot driver for the NatSemi DP8381x series.
32439e4bfSJean-Christophe PLAGNIOL-VILLARD Author: Mark A. Rakes (mark_rakes@vivato.net)
42439e4bfSJean-Christophe PLAGNIOL-VILLARD
52439e4bfSJean-Christophe PLAGNIOL-VILLARD Adapted from an Etherboot driver written by:
62439e4bfSJean-Christophe PLAGNIOL-VILLARD
72439e4bfSJean-Christophe PLAGNIOL-VILLARD Copyright (C) 2001 Entity Cyber, Inc.
82439e4bfSJean-Christophe PLAGNIOL-VILLARD
92439e4bfSJean-Christophe PLAGNIOL-VILLARD This development of this Etherboot driver was funded by
102439e4bfSJean-Christophe PLAGNIOL-VILLARD
112439e4bfSJean-Christophe PLAGNIOL-VILLARD Sicom Systems: http://www.sicompos.com/
122439e4bfSJean-Christophe PLAGNIOL-VILLARD
132439e4bfSJean-Christophe PLAGNIOL-VILLARD Author: Marty Connor (mdc@thinguin.org)
142439e4bfSJean-Christophe PLAGNIOL-VILLARD Adapted from a Linux driver which was written by Donald Becker
152439e4bfSJean-Christophe PLAGNIOL-VILLARD
162439e4bfSJean-Christophe PLAGNIOL-VILLARD This software may be used and distributed according to the terms
172439e4bfSJean-Christophe PLAGNIOL-VILLARD of the GNU Public License (GPL), incorporated herein by reference.
182439e4bfSJean-Christophe PLAGNIOL-VILLARD
192439e4bfSJean-Christophe PLAGNIOL-VILLARD Original Copyright Notice:
202439e4bfSJean-Christophe PLAGNIOL-VILLARD
212439e4bfSJean-Christophe PLAGNIOL-VILLARD Written/copyright 1999-2001 by Donald Becker.
222439e4bfSJean-Christophe PLAGNIOL-VILLARD
232439e4bfSJean-Christophe PLAGNIOL-VILLARD This software may be used and distributed according to the terms of
242439e4bfSJean-Christophe PLAGNIOL-VILLARD the GNU General Public License (GPL), incorporated herein by reference.
252439e4bfSJean-Christophe PLAGNIOL-VILLARD Drivers based on or derived from this code fall under the GPL and must
262439e4bfSJean-Christophe PLAGNIOL-VILLARD retain the authorship, copyright and license notice. This file is not
272439e4bfSJean-Christophe PLAGNIOL-VILLARD a complete program and may only be used when the entire operating
282439e4bfSJean-Christophe PLAGNIOL-VILLARD system is licensed under the GPL. License for under other terms may be
292439e4bfSJean-Christophe PLAGNIOL-VILLARD available. Contact the original author for details.
302439e4bfSJean-Christophe PLAGNIOL-VILLARD
312439e4bfSJean-Christophe PLAGNIOL-VILLARD The original author may be reached as becker@scyld.com, or at
322439e4bfSJean-Christophe PLAGNIOL-VILLARD Scyld Computing Corporation
332439e4bfSJean-Christophe PLAGNIOL-VILLARD 410 Severn Ave., Suite 210
342439e4bfSJean-Christophe PLAGNIOL-VILLARD Annapolis MD 21403
352439e4bfSJean-Christophe PLAGNIOL-VILLARD
362439e4bfSJean-Christophe PLAGNIOL-VILLARD Support information and updates available at
372439e4bfSJean-Christophe PLAGNIOL-VILLARD http://www.scyld.com/network/netsemi.html
382439e4bfSJean-Christophe PLAGNIOL-VILLARD
392439e4bfSJean-Christophe PLAGNIOL-VILLARD References:
402439e4bfSJean-Christophe PLAGNIOL-VILLARD http://www.scyld.com/expert/100mbps.html
412439e4bfSJean-Christophe PLAGNIOL-VILLARD http://www.scyld.com/expert/NWay.html
422439e4bfSJean-Christophe PLAGNIOL-VILLARD Datasheet is available from:
432439e4bfSJean-Christophe PLAGNIOL-VILLARD http://www.national.com/pf/DP/DP83815.html
442439e4bfSJean-Christophe PLAGNIOL-VILLARD */
452439e4bfSJean-Christophe PLAGNIOL-VILLARD
462439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Revision History
472439e4bfSJean-Christophe PLAGNIOL-VILLARD * October 2002 mar 1.0
482439e4bfSJean-Christophe PLAGNIOL-VILLARD * Initial U-Boot Release. Tested with Netgear FA311 board
492439e4bfSJean-Christophe PLAGNIOL-VILLARD * and dp83815 chipset on custom board
502439e4bfSJean-Christophe PLAGNIOL-VILLARD */
512439e4bfSJean-Christophe PLAGNIOL-VILLARD
522439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Includes */
532439e4bfSJean-Christophe PLAGNIOL-VILLARD #include <common.h>
542439e4bfSJean-Christophe PLAGNIOL-VILLARD #include <malloc.h>
552439e4bfSJean-Christophe PLAGNIOL-VILLARD #include <net.h>
56b902b8ddSBen Warren #include <netdev.h>
572439e4bfSJean-Christophe PLAGNIOL-VILLARD #include <asm/io.h>
582439e4bfSJean-Christophe PLAGNIOL-VILLARD #include <pci.h>
592439e4bfSJean-Christophe PLAGNIOL-VILLARD
602439e4bfSJean-Christophe PLAGNIOL-VILLARD /* defines */
612439e4bfSJean-Christophe PLAGNIOL-VILLARD #define EEPROM_SIZE 0xb /*12 16-bit chunks, or 24 bytes*/
622439e4bfSJean-Christophe PLAGNIOL-VILLARD
632439e4bfSJean-Christophe PLAGNIOL-VILLARD #define DSIZE 0x00000FFF
642439e4bfSJean-Christophe PLAGNIOL-VILLARD #define CRC_SIZE 4
652439e4bfSJean-Christophe PLAGNIOL-VILLARD #define TOUT_LOOP 500000
662439e4bfSJean-Christophe PLAGNIOL-VILLARD #define TX_BUF_SIZE 1536
672439e4bfSJean-Christophe PLAGNIOL-VILLARD #define RX_BUF_SIZE 1536
682439e4bfSJean-Christophe PLAGNIOL-VILLARD #define NUM_RX_DESC 4 /* Number of Rx descriptor registers. */
692439e4bfSJean-Christophe PLAGNIOL-VILLARD
702439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Offsets to the device registers.
712439e4bfSJean-Christophe PLAGNIOL-VILLARD Unlike software-only systems, device drivers interact with complex hardware.
722439e4bfSJean-Christophe PLAGNIOL-VILLARD It's not useful to define symbolic names for every register bit in the
732439e4bfSJean-Christophe PLAGNIOL-VILLARD device. */
742439e4bfSJean-Christophe PLAGNIOL-VILLARD enum register_offsets {
752439e4bfSJean-Christophe PLAGNIOL-VILLARD ChipCmd = 0x00,
762439e4bfSJean-Christophe PLAGNIOL-VILLARD ChipConfig = 0x04,
772439e4bfSJean-Christophe PLAGNIOL-VILLARD EECtrl = 0x08,
782439e4bfSJean-Christophe PLAGNIOL-VILLARD IntrMask = 0x14,
792439e4bfSJean-Christophe PLAGNIOL-VILLARD IntrEnable = 0x18,
802439e4bfSJean-Christophe PLAGNIOL-VILLARD TxRingPtr = 0x20,
812439e4bfSJean-Christophe PLAGNIOL-VILLARD TxConfig = 0x24,
822439e4bfSJean-Christophe PLAGNIOL-VILLARD RxRingPtr = 0x30,
832439e4bfSJean-Christophe PLAGNIOL-VILLARD RxConfig = 0x34,
842439e4bfSJean-Christophe PLAGNIOL-VILLARD ClkRun = 0x3C,
852439e4bfSJean-Christophe PLAGNIOL-VILLARD RxFilterAddr = 0x48,
862439e4bfSJean-Christophe PLAGNIOL-VILLARD RxFilterData = 0x4C,
872439e4bfSJean-Christophe PLAGNIOL-VILLARD SiliconRev = 0x58,
882439e4bfSJean-Christophe PLAGNIOL-VILLARD PCIPM = 0x44,
892439e4bfSJean-Christophe PLAGNIOL-VILLARD BasicControl = 0x80,
902439e4bfSJean-Christophe PLAGNIOL-VILLARD BasicStatus = 0x84,
912439e4bfSJean-Christophe PLAGNIOL-VILLARD /* These are from the spec, around page 78... on a separate table. */
922439e4bfSJean-Christophe PLAGNIOL-VILLARD PGSEL = 0xCC,
932439e4bfSJean-Christophe PLAGNIOL-VILLARD PMDCSR = 0xE4,
942439e4bfSJean-Christophe PLAGNIOL-VILLARD TSTDAT = 0xFC,
952439e4bfSJean-Christophe PLAGNIOL-VILLARD DSPCFG = 0xF4,
962439e4bfSJean-Christophe PLAGNIOL-VILLARD SDCFG = 0x8C
972439e4bfSJean-Christophe PLAGNIOL-VILLARD };
982439e4bfSJean-Christophe PLAGNIOL-VILLARD
992439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Bit in ChipCmd. */
1002439e4bfSJean-Christophe PLAGNIOL-VILLARD enum ChipCmdBits {
1012439e4bfSJean-Christophe PLAGNIOL-VILLARD ChipReset = 0x100,
1022439e4bfSJean-Christophe PLAGNIOL-VILLARD RxReset = 0x20,
1032439e4bfSJean-Christophe PLAGNIOL-VILLARD TxReset = 0x10,
1042439e4bfSJean-Christophe PLAGNIOL-VILLARD RxOff = 0x08,
1052439e4bfSJean-Christophe PLAGNIOL-VILLARD RxOn = 0x04,
1062439e4bfSJean-Christophe PLAGNIOL-VILLARD TxOff = 0x02,
1072439e4bfSJean-Christophe PLAGNIOL-VILLARD TxOn = 0x01
1082439e4bfSJean-Christophe PLAGNIOL-VILLARD };
1092439e4bfSJean-Christophe PLAGNIOL-VILLARD
1102439e4bfSJean-Christophe PLAGNIOL-VILLARD enum ChipConfigBits {
1112439e4bfSJean-Christophe PLAGNIOL-VILLARD LinkSts = 0x80000000,
1122439e4bfSJean-Christophe PLAGNIOL-VILLARD HundSpeed = 0x40000000,
1132439e4bfSJean-Christophe PLAGNIOL-VILLARD FullDuplex = 0x20000000,
1142439e4bfSJean-Christophe PLAGNIOL-VILLARD TenPolarity = 0x10000000,
1152439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegDone = 0x08000000,
1162439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegEnBothBoth = 0x0000E000,
1172439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegDis100Full = 0x0000C000,
1182439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegEn100Both = 0x0000A000,
1192439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegDis100Half = 0x00008000,
1202439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegEnBothHalf = 0x00006000,
1212439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegDis10Full = 0x00004000,
1222439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegEn10Both = 0x00002000,
1232439e4bfSJean-Christophe PLAGNIOL-VILLARD DuplexMask = 0x00008000,
1242439e4bfSJean-Christophe PLAGNIOL-VILLARD SpeedMask = 0x00004000,
1252439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegMask = 0x00002000,
1262439e4bfSJean-Christophe PLAGNIOL-VILLARD AnegDis10Half = 0x00000000,
1272439e4bfSJean-Christophe PLAGNIOL-VILLARD ExtPhy = 0x00001000,
1282439e4bfSJean-Christophe PLAGNIOL-VILLARD PhyRst = 0x00000400,
1292439e4bfSJean-Christophe PLAGNIOL-VILLARD PhyDis = 0x00000200,
1302439e4bfSJean-Christophe PLAGNIOL-VILLARD BootRomDisable = 0x00000004,
1312439e4bfSJean-Christophe PLAGNIOL-VILLARD BEMode = 0x00000001,
1322439e4bfSJean-Christophe PLAGNIOL-VILLARD };
1332439e4bfSJean-Christophe PLAGNIOL-VILLARD
1342439e4bfSJean-Christophe PLAGNIOL-VILLARD enum TxConfig_bits {
1352439e4bfSJean-Christophe PLAGNIOL-VILLARD TxDrthMask = 0x3f,
1362439e4bfSJean-Christophe PLAGNIOL-VILLARD TxFlthMask = 0x3f00,
1372439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdmaMask = 0x700000,
1382439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdma_512 = 0x0,
1392439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdma_4 = 0x100000,
1402439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdma_8 = 0x200000,
1412439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdma_16 = 0x300000,
1422439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdma_32 = 0x400000,
1432439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdma_64 = 0x500000,
1442439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdma_128 = 0x600000,
1452439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMxdma_256 = 0x700000,
1462439e4bfSJean-Christophe PLAGNIOL-VILLARD TxCollRetry = 0x800000,
1472439e4bfSJean-Christophe PLAGNIOL-VILLARD TxAutoPad = 0x10000000,
1482439e4bfSJean-Christophe PLAGNIOL-VILLARD TxMacLoop = 0x20000000,
1492439e4bfSJean-Christophe PLAGNIOL-VILLARD TxHeartIgn = 0x40000000,
1502439e4bfSJean-Christophe PLAGNIOL-VILLARD TxCarrierIgn = 0x80000000
1512439e4bfSJean-Christophe PLAGNIOL-VILLARD };
1522439e4bfSJean-Christophe PLAGNIOL-VILLARD
1532439e4bfSJean-Christophe PLAGNIOL-VILLARD enum RxConfig_bits {
1542439e4bfSJean-Christophe PLAGNIOL-VILLARD RxDrthMask = 0x3e,
1552439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdmaMask = 0x700000,
1562439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdma_512 = 0x0,
1572439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdma_4 = 0x100000,
1582439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdma_8 = 0x200000,
1592439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdma_16 = 0x300000,
1602439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdma_32 = 0x400000,
1612439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdma_64 = 0x500000,
1622439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdma_128 = 0x600000,
1632439e4bfSJean-Christophe PLAGNIOL-VILLARD RxMxdma_256 = 0x700000,
1642439e4bfSJean-Christophe PLAGNIOL-VILLARD RxAcceptLong = 0x8000000,
1652439e4bfSJean-Christophe PLAGNIOL-VILLARD RxAcceptTx = 0x10000000,
1662439e4bfSJean-Christophe PLAGNIOL-VILLARD RxAcceptRunt = 0x40000000,
1672439e4bfSJean-Christophe PLAGNIOL-VILLARD RxAcceptErr = 0x80000000
1682439e4bfSJean-Christophe PLAGNIOL-VILLARD };
1692439e4bfSJean-Christophe PLAGNIOL-VILLARD
1702439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Bits in the RxMode register. */
1712439e4bfSJean-Christophe PLAGNIOL-VILLARD enum rx_mode_bits {
1722439e4bfSJean-Christophe PLAGNIOL-VILLARD AcceptErr = 0x20,
1732439e4bfSJean-Christophe PLAGNIOL-VILLARD AcceptRunt = 0x10,
1742439e4bfSJean-Christophe PLAGNIOL-VILLARD AcceptBroadcast = 0xC0000000,
1752439e4bfSJean-Christophe PLAGNIOL-VILLARD AcceptMulticast = 0x00200000,
1762439e4bfSJean-Christophe PLAGNIOL-VILLARD AcceptAllMulticast = 0x20000000,
1772439e4bfSJean-Christophe PLAGNIOL-VILLARD AcceptAllPhys = 0x10000000,
1782439e4bfSJean-Christophe PLAGNIOL-VILLARD AcceptMyPhys = 0x08000000
1792439e4bfSJean-Christophe PLAGNIOL-VILLARD };
1802439e4bfSJean-Christophe PLAGNIOL-VILLARD
1812439e4bfSJean-Christophe PLAGNIOL-VILLARD typedef struct _BufferDesc {
1822439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 link;
1832439e4bfSJean-Christophe PLAGNIOL-VILLARD vu_long cmdsts;
1842439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 bufptr;
1852439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 software_use;
1862439e4bfSJean-Christophe PLAGNIOL-VILLARD } BufferDesc;
1872439e4bfSJean-Christophe PLAGNIOL-VILLARD
1882439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Bits in network_desc.status */
1892439e4bfSJean-Christophe PLAGNIOL-VILLARD enum desc_status_bits {
1902439e4bfSJean-Christophe PLAGNIOL-VILLARD DescOwn = 0x80000000, DescMore = 0x40000000, DescIntr = 0x20000000,
1912439e4bfSJean-Christophe PLAGNIOL-VILLARD DescNoCRC = 0x10000000, DescPktOK = 0x08000000,
1922439e4bfSJean-Christophe PLAGNIOL-VILLARD DescSizeMask = 0xfff,
1932439e4bfSJean-Christophe PLAGNIOL-VILLARD
1942439e4bfSJean-Christophe PLAGNIOL-VILLARD DescTxAbort = 0x04000000, DescTxFIFO = 0x02000000,
1952439e4bfSJean-Christophe PLAGNIOL-VILLARD DescTxCarrier = 0x01000000, DescTxDefer = 0x00800000,
1962439e4bfSJean-Christophe PLAGNIOL-VILLARD DescTxExcDefer = 0x00400000, DescTxOOWCol = 0x00200000,
1972439e4bfSJean-Christophe PLAGNIOL-VILLARD DescTxExcColl = 0x00100000, DescTxCollCount = 0x000f0000,
1982439e4bfSJean-Christophe PLAGNIOL-VILLARD
1992439e4bfSJean-Christophe PLAGNIOL-VILLARD DescRxAbort = 0x04000000, DescRxOver = 0x02000000,
2002439e4bfSJean-Christophe PLAGNIOL-VILLARD DescRxDest = 0x01800000, DescRxLong = 0x00400000,
2012439e4bfSJean-Christophe PLAGNIOL-VILLARD DescRxRunt = 0x00200000, DescRxInvalid = 0x00100000,
2022439e4bfSJean-Christophe PLAGNIOL-VILLARD DescRxCRC = 0x00080000, DescRxAlign = 0x00040000,
2032439e4bfSJean-Christophe PLAGNIOL-VILLARD DescRxLoop = 0x00020000, DesRxColl = 0x00010000,
2042439e4bfSJean-Christophe PLAGNIOL-VILLARD };
2052439e4bfSJean-Christophe PLAGNIOL-VILLARD
2062439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Globals */
2072439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
2082439e4bfSJean-Christophe PLAGNIOL-VILLARD static int natsemi_debug = 0; /* 1 verbose debugging, 0 normal */
2092439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
2102439e4bfSJean-Christophe PLAGNIOL-VILLARD static u32 SavedClkRun;
2112439e4bfSJean-Christophe PLAGNIOL-VILLARD static unsigned int cur_rx;
2122439e4bfSJean-Christophe PLAGNIOL-VILLARD static unsigned int advertising;
2132439e4bfSJean-Christophe PLAGNIOL-VILLARD static unsigned int rx_config;
2142439e4bfSJean-Christophe PLAGNIOL-VILLARD static unsigned int tx_config;
2152439e4bfSJean-Christophe PLAGNIOL-VILLARD
2162439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Note: transmit and receive buffers and descriptors must be
2172439e4bfSJean-Christophe PLAGNIOL-VILLARD longword aligned */
2182439e4bfSJean-Christophe PLAGNIOL-VILLARD static BufferDesc txd __attribute__ ((aligned(4)));
2192439e4bfSJean-Christophe PLAGNIOL-VILLARD static BufferDesc rxd[NUM_RX_DESC] __attribute__ ((aligned(4)));
2202439e4bfSJean-Christophe PLAGNIOL-VILLARD
2212439e4bfSJean-Christophe PLAGNIOL-VILLARD static unsigned char txb[TX_BUF_SIZE] __attribute__ ((aligned(4)));
2222439e4bfSJean-Christophe PLAGNIOL-VILLARD static unsigned char rxb[NUM_RX_DESC * RX_BUF_SIZE]
2232439e4bfSJean-Christophe PLAGNIOL-VILLARD __attribute__ ((aligned(4)));
2242439e4bfSJean-Christophe PLAGNIOL-VILLARD
2252439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Function Prototypes */
2262439e4bfSJean-Christophe PLAGNIOL-VILLARD #if 0
2272439e4bfSJean-Christophe PLAGNIOL-VILLARD static void write_eeprom(struct eth_device *dev, long addr, int location,
2282439e4bfSJean-Christophe PLAGNIOL-VILLARD short value);
2292439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
2302439e4bfSJean-Christophe PLAGNIOL-VILLARD static int read_eeprom(struct eth_device *dev, long addr, int location);
2312439e4bfSJean-Christophe PLAGNIOL-VILLARD static int mdio_read(struct eth_device *dev, int phy_id, int location);
2322439e4bfSJean-Christophe PLAGNIOL-VILLARD static int natsemi_init(struct eth_device *dev, bd_t * bis);
2332439e4bfSJean-Christophe PLAGNIOL-VILLARD static void natsemi_reset(struct eth_device *dev);
2342439e4bfSJean-Christophe PLAGNIOL-VILLARD static void natsemi_init_rxfilter(struct eth_device *dev);
2352439e4bfSJean-Christophe PLAGNIOL-VILLARD static void natsemi_init_txd(struct eth_device *dev);
2362439e4bfSJean-Christophe PLAGNIOL-VILLARD static void natsemi_init_rxd(struct eth_device *dev);
2372439e4bfSJean-Christophe PLAGNIOL-VILLARD static void natsemi_set_rx_mode(struct eth_device *dev);
2382439e4bfSJean-Christophe PLAGNIOL-VILLARD static void natsemi_check_duplex(struct eth_device *dev);
239bf254f68SJoe Hershberger static int natsemi_send(struct eth_device *dev, void *packet, int length);
2402439e4bfSJean-Christophe PLAGNIOL-VILLARD static int natsemi_poll(struct eth_device *dev);
2412439e4bfSJean-Christophe PLAGNIOL-VILLARD static void natsemi_disable(struct eth_device *dev);
2422439e4bfSJean-Christophe PLAGNIOL-VILLARD
2432439e4bfSJean-Christophe PLAGNIOL-VILLARD static struct pci_device_id supported[] = {
2442439e4bfSJean-Christophe PLAGNIOL-VILLARD {PCI_VENDOR_ID_NS, PCI_DEVICE_ID_NS_83815},
2452439e4bfSJean-Christophe PLAGNIOL-VILLARD {}
2462439e4bfSJean-Christophe PLAGNIOL-VILLARD };
2472439e4bfSJean-Christophe PLAGNIOL-VILLARD
2482439e4bfSJean-Christophe PLAGNIOL-VILLARD #define bus_to_phys(a) pci_mem_to_phys((pci_dev_t)dev->priv, a)
2492439e4bfSJean-Christophe PLAGNIOL-VILLARD #define phys_to_bus(a) pci_phys_to_mem((pci_dev_t)dev->priv, a)
2502439e4bfSJean-Christophe PLAGNIOL-VILLARD
2512439e4bfSJean-Christophe PLAGNIOL-VILLARD static inline int
INW(struct eth_device * dev,u_long addr)2522439e4bfSJean-Christophe PLAGNIOL-VILLARD INW(struct eth_device *dev, u_long addr)
2532439e4bfSJean-Christophe PLAGNIOL-VILLARD {
2542439e4bfSJean-Christophe PLAGNIOL-VILLARD return le16_to_cpu(*(vu_short *) (addr + dev->iobase));
2552439e4bfSJean-Christophe PLAGNIOL-VILLARD }
2562439e4bfSJean-Christophe PLAGNIOL-VILLARD
2572439e4bfSJean-Christophe PLAGNIOL-VILLARD static int
INL(struct eth_device * dev,u_long addr)2582439e4bfSJean-Christophe PLAGNIOL-VILLARD INL(struct eth_device *dev, u_long addr)
2592439e4bfSJean-Christophe PLAGNIOL-VILLARD {
2602439e4bfSJean-Christophe PLAGNIOL-VILLARD return le32_to_cpu(*(vu_long *) (addr + dev->iobase));
2612439e4bfSJean-Christophe PLAGNIOL-VILLARD }
2622439e4bfSJean-Christophe PLAGNIOL-VILLARD
2632439e4bfSJean-Christophe PLAGNIOL-VILLARD static inline void
OUTW(struct eth_device * dev,int command,u_long addr)2642439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTW(struct eth_device *dev, int command, u_long addr)
2652439e4bfSJean-Christophe PLAGNIOL-VILLARD {
2662439e4bfSJean-Christophe PLAGNIOL-VILLARD *(vu_short *) ((addr + dev->iobase)) = cpu_to_le16(command);
2672439e4bfSJean-Christophe PLAGNIOL-VILLARD }
2682439e4bfSJean-Christophe PLAGNIOL-VILLARD
2692439e4bfSJean-Christophe PLAGNIOL-VILLARD static inline void
OUTL(struct eth_device * dev,int command,u_long addr)2702439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(struct eth_device *dev, int command, u_long addr)
2712439e4bfSJean-Christophe PLAGNIOL-VILLARD {
2722439e4bfSJean-Christophe PLAGNIOL-VILLARD *(vu_long *) ((addr + dev->iobase)) = cpu_to_le32(command);
2732439e4bfSJean-Christophe PLAGNIOL-VILLARD }
2742439e4bfSJean-Christophe PLAGNIOL-VILLARD
2752439e4bfSJean-Christophe PLAGNIOL-VILLARD /*
2762439e4bfSJean-Christophe PLAGNIOL-VILLARD * Function: natsemi_initialize
2772439e4bfSJean-Christophe PLAGNIOL-VILLARD *
2782439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: Retrieves the MAC address of the card, and sets up some
2792439e4bfSJean-Christophe PLAGNIOL-VILLARD * globals required by other routines, and initializes the NIC, making it
2802439e4bfSJean-Christophe PLAGNIOL-VILLARD * ready to send and receive packets.
2812439e4bfSJean-Christophe PLAGNIOL-VILLARD *
2822439e4bfSJean-Christophe PLAGNIOL-VILLARD * Side effects:
28316263087SMike Williams * leaves the natsemi initialized, and ready to receive packets.
2842439e4bfSJean-Christophe PLAGNIOL-VILLARD *
2852439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns: struct eth_device *: pointer to NIC data structure
2862439e4bfSJean-Christophe PLAGNIOL-VILLARD */
2872439e4bfSJean-Christophe PLAGNIOL-VILLARD
2882439e4bfSJean-Christophe PLAGNIOL-VILLARD int
natsemi_initialize(bd_t * bis)2892439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_initialize(bd_t * bis)
2902439e4bfSJean-Christophe PLAGNIOL-VILLARD {
2912439e4bfSJean-Christophe PLAGNIOL-VILLARD pci_dev_t devno;
2922439e4bfSJean-Christophe PLAGNIOL-VILLARD int card_number = 0;
2932439e4bfSJean-Christophe PLAGNIOL-VILLARD struct eth_device *dev;
2942439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 iobase, status, chip_config;
2952439e4bfSJean-Christophe PLAGNIOL-VILLARD int i, idx = 0;
2962439e4bfSJean-Christophe PLAGNIOL-VILLARD int prev_eedata;
2972439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 tmp;
2982439e4bfSJean-Christophe PLAGNIOL-VILLARD
2992439e4bfSJean-Christophe PLAGNIOL-VILLARD while (1) {
3002439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Find PCI device(s) */
3012439e4bfSJean-Christophe PLAGNIOL-VILLARD if ((devno = pci_find_devices(supported, idx++)) < 0) {
3022439e4bfSJean-Christophe PLAGNIOL-VILLARD break;
3032439e4bfSJean-Christophe PLAGNIOL-VILLARD }
3042439e4bfSJean-Christophe PLAGNIOL-VILLARD
3052439e4bfSJean-Christophe PLAGNIOL-VILLARD pci_read_config_dword(devno, PCI_BASE_ADDRESS_0, &iobase);
3062439e4bfSJean-Christophe PLAGNIOL-VILLARD iobase &= ~0x3; /* bit 1: unused and bit 0: I/O Space Indicator */
3072439e4bfSJean-Christophe PLAGNIOL-VILLARD
3082439e4bfSJean-Christophe PLAGNIOL-VILLARD pci_write_config_dword(devno, PCI_COMMAND,
3092439e4bfSJean-Christophe PLAGNIOL-VILLARD PCI_COMMAND_MEMORY | PCI_COMMAND_MASTER);
3102439e4bfSJean-Christophe PLAGNIOL-VILLARD
3112439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Check if I/O accesses and Bus Mastering are enabled. */
3122439e4bfSJean-Christophe PLAGNIOL-VILLARD pci_read_config_dword(devno, PCI_COMMAND, &status);
3132439e4bfSJean-Christophe PLAGNIOL-VILLARD if (!(status & PCI_COMMAND_MEMORY)) {
3142439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("Error: Can not enable MEM access.\n");
3152439e4bfSJean-Christophe PLAGNIOL-VILLARD continue;
3162439e4bfSJean-Christophe PLAGNIOL-VILLARD } else if (!(status & PCI_COMMAND_MASTER)) {
3172439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("Error: Can not enable Bus Mastering.\n");
3182439e4bfSJean-Christophe PLAGNIOL-VILLARD continue;
3192439e4bfSJean-Christophe PLAGNIOL-VILLARD }
3202439e4bfSJean-Christophe PLAGNIOL-VILLARD
3212439e4bfSJean-Christophe PLAGNIOL-VILLARD dev = (struct eth_device *) malloc(sizeof *dev);
322a9bc6d7cSNobuhiro Iwamatsu if (!dev) {
323a9bc6d7cSNobuhiro Iwamatsu printf("natsemi: Can not allocate memory\n");
324a9bc6d7cSNobuhiro Iwamatsu break;
325a9bc6d7cSNobuhiro Iwamatsu }
326a9bc6d7cSNobuhiro Iwamatsu memset(dev, 0, sizeof(*dev));
3272439e4bfSJean-Christophe PLAGNIOL-VILLARD
3282439e4bfSJean-Christophe PLAGNIOL-VILLARD sprintf(dev->name, "dp83815#%d", card_number);
3292439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->iobase = bus_to_phys(iobase);
3302439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
3312439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("natsemi: NatSemi ns8381[56] @ %#x\n", dev->iobase);
3322439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
3332439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->priv = (void *) devno;
3342439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->init = natsemi_init;
3352439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->halt = natsemi_disable;
3362439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->send = natsemi_send;
3372439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->recv = natsemi_poll;
3382439e4bfSJean-Christophe PLAGNIOL-VILLARD
3392439e4bfSJean-Christophe PLAGNIOL-VILLARD eth_register(dev);
3402439e4bfSJean-Christophe PLAGNIOL-VILLARD
3412439e4bfSJean-Christophe PLAGNIOL-VILLARD card_number++;
3422439e4bfSJean-Christophe PLAGNIOL-VILLARD
3432439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Set the latency timer for value. */
3442439e4bfSJean-Christophe PLAGNIOL-VILLARD pci_write_config_byte(devno, PCI_LATENCY_TIMER, 0x20);
3452439e4bfSJean-Christophe PLAGNIOL-VILLARD
3462439e4bfSJean-Christophe PLAGNIOL-VILLARD udelay(10 * 1000);
3472439e4bfSJean-Christophe PLAGNIOL-VILLARD
3482439e4bfSJean-Christophe PLAGNIOL-VILLARD /* natsemi has a non-standard PM control register
3492439e4bfSJean-Christophe PLAGNIOL-VILLARD * in PCI config space. Some boards apparently need
3502439e4bfSJean-Christophe PLAGNIOL-VILLARD * to be brought to D0 in this manner. */
3512439e4bfSJean-Christophe PLAGNIOL-VILLARD pci_read_config_dword(devno, PCIPM, &tmp);
3522439e4bfSJean-Christophe PLAGNIOL-VILLARD if (tmp & (0x03 | 0x100)) {
3532439e4bfSJean-Christophe PLAGNIOL-VILLARD /* D0 state, disable PME assertion */
3542439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 newtmp = tmp & ~(0x03 | 0x100);
3552439e4bfSJean-Christophe PLAGNIOL-VILLARD pci_write_config_dword(devno, PCIPM, newtmp);
3562439e4bfSJean-Christophe PLAGNIOL-VILLARD }
3572439e4bfSJean-Christophe PLAGNIOL-VILLARD
3582439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("natsemi: EEPROM contents:\n");
3592439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 0; i <= EEPROM_SIZE; i++) {
3602439e4bfSJean-Christophe PLAGNIOL-VILLARD short eedata = read_eeprom(dev, EECtrl, i);
3612439e4bfSJean-Christophe PLAGNIOL-VILLARD printf(" %04hx", eedata);
3622439e4bfSJean-Christophe PLAGNIOL-VILLARD }
3632439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("\n");
3642439e4bfSJean-Christophe PLAGNIOL-VILLARD
3652439e4bfSJean-Christophe PLAGNIOL-VILLARD /* get MAC address */
3662439e4bfSJean-Christophe PLAGNIOL-VILLARD prev_eedata = read_eeprom(dev, EECtrl, 6);
3672439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 0; i < 3; i++) {
3682439e4bfSJean-Christophe PLAGNIOL-VILLARD int eedata = read_eeprom(dev, EECtrl, i + 7);
3692439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->enetaddr[i*2] = (eedata << 1) + (prev_eedata >> 15);
3702439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->enetaddr[i*2+1] = eedata >> 7;
3712439e4bfSJean-Christophe PLAGNIOL-VILLARD prev_eedata = eedata;
3722439e4bfSJean-Christophe PLAGNIOL-VILLARD }
3732439e4bfSJean-Christophe PLAGNIOL-VILLARD
3742439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Reset the chip to erase any previous misconfiguration. */
3752439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, ChipReset, ChipCmd);
3762439e4bfSJean-Christophe PLAGNIOL-VILLARD
3772439e4bfSJean-Christophe PLAGNIOL-VILLARD advertising = mdio_read(dev, 1, 4);
3782439e4bfSJean-Christophe PLAGNIOL-VILLARD chip_config = INL(dev, ChipConfig);
3792439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
3802439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("%s: Transceiver status %#08X advertising %#08X\n",
3812439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->name, (int) INL(dev, BasicStatus), advertising);
3822439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("%s: Transceiver default autoneg. %s 10%s %s duplex.\n",
3832439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->name, chip_config & AnegMask ? "enabled, advertise" :
3842439e4bfSJean-Christophe PLAGNIOL-VILLARD "disabled, force", chip_config & SpeedMask ? "0" : "",
3852439e4bfSJean-Christophe PLAGNIOL-VILLARD chip_config & DuplexMask ? "full" : "half");
3862439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
3872439e4bfSJean-Christophe PLAGNIOL-VILLARD chip_config |= AnegEnBothBoth;
3882439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
3892439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("%s: changed to autoneg. %s 10%s %s duplex.\n",
3902439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->name, chip_config & AnegMask ? "enabled, advertise" :
3912439e4bfSJean-Christophe PLAGNIOL-VILLARD "disabled, force", chip_config & SpeedMask ? "0" : "",
3922439e4bfSJean-Christophe PLAGNIOL-VILLARD chip_config & DuplexMask ? "full" : "half");
3932439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
3942439e4bfSJean-Christophe PLAGNIOL-VILLARD /*write new autoneg bits, reset phy*/
3952439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, (chip_config | PhyRst), ChipConfig);
3962439e4bfSJean-Christophe PLAGNIOL-VILLARD /*un-reset phy*/
3972439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, chip_config, ChipConfig);
3982439e4bfSJean-Christophe PLAGNIOL-VILLARD
3992439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Disable PME:
4002439e4bfSJean-Christophe PLAGNIOL-VILLARD * The PME bit is initialized from the EEPROM contents.
4012439e4bfSJean-Christophe PLAGNIOL-VILLARD * PCI cards probably have PME disabled, but motherboard
4022439e4bfSJean-Christophe PLAGNIOL-VILLARD * implementations may have PME set to enable WakeOnLan.
4032439e4bfSJean-Christophe PLAGNIOL-VILLARD * With PME set the chip will scan incoming packets but
4042439e4bfSJean-Christophe PLAGNIOL-VILLARD * nothing will be written to memory. */
4052439e4bfSJean-Christophe PLAGNIOL-VILLARD SavedClkRun = INL(dev, ClkRun);
4062439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, SavedClkRun & ~0x100, ClkRun);
4072439e4bfSJean-Christophe PLAGNIOL-VILLARD }
4082439e4bfSJean-Christophe PLAGNIOL-VILLARD return card_number;
4092439e4bfSJean-Christophe PLAGNIOL-VILLARD }
4102439e4bfSJean-Christophe PLAGNIOL-VILLARD
4112439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Read the EEPROM and MII Management Data I/O (MDIO) interfaces.
4122439e4bfSJean-Christophe PLAGNIOL-VILLARD The EEPROM code is for common 93c06/46 EEPROMs w/ 6bit addresses. */
4132439e4bfSJean-Christophe PLAGNIOL-VILLARD
4142439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Delay between EEPROM clock transitions.
4158ed44d91SWolfgang Denk No extra delay is needed with 33MHz PCI, but future 66MHz
4162439e4bfSJean-Christophe PLAGNIOL-VILLARD access may need a delay. */
4172439e4bfSJean-Christophe PLAGNIOL-VILLARD #define eeprom_delay(ee_addr) INL(dev, ee_addr)
4182439e4bfSJean-Christophe PLAGNIOL-VILLARD
4192439e4bfSJean-Christophe PLAGNIOL-VILLARD enum EEPROM_Ctrl_Bits {
4202439e4bfSJean-Christophe PLAGNIOL-VILLARD EE_ShiftClk = 0x04,
4212439e4bfSJean-Christophe PLAGNIOL-VILLARD EE_DataIn = 0x01,
4222439e4bfSJean-Christophe PLAGNIOL-VILLARD EE_ChipSelect = 0x08,
4232439e4bfSJean-Christophe PLAGNIOL-VILLARD EE_DataOut = 0x02
4242439e4bfSJean-Christophe PLAGNIOL-VILLARD };
4252439e4bfSJean-Christophe PLAGNIOL-VILLARD
4262439e4bfSJean-Christophe PLAGNIOL-VILLARD #define EE_Write0 (EE_ChipSelect)
4272439e4bfSJean-Christophe PLAGNIOL-VILLARD #define EE_Write1 (EE_ChipSelect | EE_DataIn)
4282439e4bfSJean-Christophe PLAGNIOL-VILLARD /* The EEPROM commands include the alway-set leading bit. */
4292439e4bfSJean-Christophe PLAGNIOL-VILLARD enum EEPROM_Cmds {
4302439e4bfSJean-Christophe PLAGNIOL-VILLARD EE_WrEnCmd = (4 << 6), EE_WriteCmd = (5 << 6),
4312439e4bfSJean-Christophe PLAGNIOL-VILLARD EE_ReadCmd = (6 << 6), EE_EraseCmd = (7 << 6),
4322439e4bfSJean-Christophe PLAGNIOL-VILLARD };
4332439e4bfSJean-Christophe PLAGNIOL-VILLARD
4342439e4bfSJean-Christophe PLAGNIOL-VILLARD #if 0
4352439e4bfSJean-Christophe PLAGNIOL-VILLARD static void
4362439e4bfSJean-Christophe PLAGNIOL-VILLARD write_eeprom(struct eth_device *dev, long addr, int location, short value)
4372439e4bfSJean-Christophe PLAGNIOL-VILLARD {
4382439e4bfSJean-Christophe PLAGNIOL-VILLARD int i;
4392439e4bfSJean-Christophe PLAGNIOL-VILLARD int ee_addr = (typeof(ee_addr))addr;
4402439e4bfSJean-Christophe PLAGNIOL-VILLARD short wren_cmd = EE_WrEnCmd | 0x30; /*wren is 100 + 11XXXX*/
4412439e4bfSJean-Christophe PLAGNIOL-VILLARD short write_cmd = location | EE_WriteCmd;
4422439e4bfSJean-Christophe PLAGNIOL-VILLARD
4432439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
4442439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("write_eeprom: %08x, %04hx, %04hx\n",
4452439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->iobase + ee_addr, write_cmd, value);
4462439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
4472439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Shift the write enable command bits out. */
4482439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 9; i >= 0; i--) {
4492439e4bfSJean-Christophe PLAGNIOL-VILLARD short cmdval = (wren_cmd & (1 << i)) ? EE_Write1 : EE_Write0;
4502439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, cmdval, ee_addr);
4512439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
4522439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, cmdval | EE_ShiftClk, ee_addr);
4532439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
4542439e4bfSJean-Christophe PLAGNIOL-VILLARD }
4552439e4bfSJean-Christophe PLAGNIOL-VILLARD
4562439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, 0, ee_addr); /*bring chip select low*/
4572439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_ShiftClk, ee_addr);
4582439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
4592439e4bfSJean-Christophe PLAGNIOL-VILLARD
4602439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Shift the write command bits out. */
4612439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 9; i >= 0; i--) {
4622439e4bfSJean-Christophe PLAGNIOL-VILLARD short cmdval = (write_cmd & (1 << i)) ? EE_Write1 : EE_Write0;
4632439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, cmdval, ee_addr);
4642439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
4652439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, cmdval | EE_ShiftClk, ee_addr);
4662439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
4672439e4bfSJean-Christophe PLAGNIOL-VILLARD }
4682439e4bfSJean-Christophe PLAGNIOL-VILLARD
4692439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 0; i < 16; i++) {
4702439e4bfSJean-Christophe PLAGNIOL-VILLARD short cmdval = (value & (1 << i)) ? EE_Write1 : EE_Write0;
4712439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, cmdval, ee_addr);
4722439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
4732439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, cmdval | EE_ShiftClk, ee_addr);
4742439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
4752439e4bfSJean-Christophe PLAGNIOL-VILLARD }
4762439e4bfSJean-Christophe PLAGNIOL-VILLARD
4772439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, 0, ee_addr); /*bring chip select low*/
4782439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_ShiftClk, ee_addr);
4792439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 0; i < 200000; i++) {
4802439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_Write0, ee_addr); /*poll for done*/
4812439e4bfSJean-Christophe PLAGNIOL-VILLARD if (INL(dev, ee_addr) & EE_DataOut) {
4822439e4bfSJean-Christophe PLAGNIOL-VILLARD break; /*finished*/
4832439e4bfSJean-Christophe PLAGNIOL-VILLARD }
4842439e4bfSJean-Christophe PLAGNIOL-VILLARD }
4852439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
4862439e4bfSJean-Christophe PLAGNIOL-VILLARD
4872439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Terminate the EEPROM access. */
4882439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_Write0, ee_addr);
4892439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, 0, ee_addr);
4902439e4bfSJean-Christophe PLAGNIOL-VILLARD return;
4912439e4bfSJean-Christophe PLAGNIOL-VILLARD }
4922439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
4932439e4bfSJean-Christophe PLAGNIOL-VILLARD
4942439e4bfSJean-Christophe PLAGNIOL-VILLARD static int
read_eeprom(struct eth_device * dev,long addr,int location)4952439e4bfSJean-Christophe PLAGNIOL-VILLARD read_eeprom(struct eth_device *dev, long addr, int location)
4962439e4bfSJean-Christophe PLAGNIOL-VILLARD {
4972439e4bfSJean-Christophe PLAGNIOL-VILLARD int i;
4982439e4bfSJean-Christophe PLAGNIOL-VILLARD int retval = 0;
4992439e4bfSJean-Christophe PLAGNIOL-VILLARD int ee_addr = (typeof(ee_addr))addr;
5002439e4bfSJean-Christophe PLAGNIOL-VILLARD int read_cmd = location | EE_ReadCmd;
5012439e4bfSJean-Christophe PLAGNIOL-VILLARD
5022439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_Write0, ee_addr);
5032439e4bfSJean-Christophe PLAGNIOL-VILLARD
5042439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Shift the read command bits out. */
5052439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 10; i >= 0; i--) {
5062439e4bfSJean-Christophe PLAGNIOL-VILLARD short dataval = (read_cmd & (1 << i)) ? EE_Write1 : EE_Write0;
5072439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, dataval, ee_addr);
5082439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
5092439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, dataval | EE_ShiftClk, ee_addr);
5102439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
5112439e4bfSJean-Christophe PLAGNIOL-VILLARD }
5122439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_ChipSelect, ee_addr);
5132439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
5142439e4bfSJean-Christophe PLAGNIOL-VILLARD
5152439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 0; i < 16; i++) {
5162439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_ChipSelect | EE_ShiftClk, ee_addr);
5172439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
5182439e4bfSJean-Christophe PLAGNIOL-VILLARD retval |= (INL(dev, ee_addr) & EE_DataOut) ? 1 << i : 0;
5192439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_ChipSelect, ee_addr);
5202439e4bfSJean-Christophe PLAGNIOL-VILLARD eeprom_delay(ee_addr);
5212439e4bfSJean-Christophe PLAGNIOL-VILLARD }
5222439e4bfSJean-Christophe PLAGNIOL-VILLARD
5232439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Terminate the EEPROM access. */
5242439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, EE_Write0, ee_addr);
5252439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, 0, ee_addr);
5262439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
5272439e4bfSJean-Christophe PLAGNIOL-VILLARD if (natsemi_debug)
5282439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("read_eeprom: %08x, %08x, retval %08x\n",
5292439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->iobase + ee_addr, read_cmd, retval);
5302439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
5312439e4bfSJean-Christophe PLAGNIOL-VILLARD return retval;
5322439e4bfSJean-Christophe PLAGNIOL-VILLARD }
5332439e4bfSJean-Christophe PLAGNIOL-VILLARD
5342439e4bfSJean-Christophe PLAGNIOL-VILLARD /* MII transceiver control section.
5352439e4bfSJean-Christophe PLAGNIOL-VILLARD The 83815 series has an internal transceiver, and we present the
5362439e4bfSJean-Christophe PLAGNIOL-VILLARD management registers as if they were MII connected. */
5372439e4bfSJean-Christophe PLAGNIOL-VILLARD
5382439e4bfSJean-Christophe PLAGNIOL-VILLARD static int
mdio_read(struct eth_device * dev,int phy_id,int location)5392439e4bfSJean-Christophe PLAGNIOL-VILLARD mdio_read(struct eth_device *dev, int phy_id, int location)
5402439e4bfSJean-Christophe PLAGNIOL-VILLARD {
5412439e4bfSJean-Christophe PLAGNIOL-VILLARD if (phy_id == 1 && location < 32)
5422439e4bfSJean-Christophe PLAGNIOL-VILLARD return INL(dev, BasicControl+(location<<2))&0xffff;
5432439e4bfSJean-Christophe PLAGNIOL-VILLARD else
5442439e4bfSJean-Christophe PLAGNIOL-VILLARD return 0xffff;
5452439e4bfSJean-Christophe PLAGNIOL-VILLARD }
5462439e4bfSJean-Christophe PLAGNIOL-VILLARD
5472439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Function: natsemi_init
5482439e4bfSJean-Christophe PLAGNIOL-VILLARD *
5492439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: resets the ethernet controller chip and configures
5502439e4bfSJean-Christophe PLAGNIOL-VILLARD * registers and data structures required for sending and receiving packets.
5512439e4bfSJean-Christophe PLAGNIOL-VILLARD *
5522439e4bfSJean-Christophe PLAGNIOL-VILLARD * Arguments: struct eth_device *dev: NIC data structure
5532439e4bfSJean-Christophe PLAGNIOL-VILLARD *
5542439e4bfSJean-Christophe PLAGNIOL-VILLARD * returns: int.
5552439e4bfSJean-Christophe PLAGNIOL-VILLARD */
5562439e4bfSJean-Christophe PLAGNIOL-VILLARD
5572439e4bfSJean-Christophe PLAGNIOL-VILLARD static int
natsemi_init(struct eth_device * dev,bd_t * bis)5582439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_init(struct eth_device *dev, bd_t * bis)
5592439e4bfSJean-Christophe PLAGNIOL-VILLARD {
5602439e4bfSJean-Christophe PLAGNIOL-VILLARD
5612439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_reset(dev);
5622439e4bfSJean-Christophe PLAGNIOL-VILLARD
5632439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Disable PME:
5642439e4bfSJean-Christophe PLAGNIOL-VILLARD * The PME bit is initialized from the EEPROM contents.
5652439e4bfSJean-Christophe PLAGNIOL-VILLARD * PCI cards probably have PME disabled, but motherboard
5662439e4bfSJean-Christophe PLAGNIOL-VILLARD * implementations may have PME set to enable WakeOnLan.
5672439e4bfSJean-Christophe PLAGNIOL-VILLARD * With PME set the chip will scan incoming packets but
5682439e4bfSJean-Christophe PLAGNIOL-VILLARD * nothing will be written to memory. */
5692439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, SavedClkRun & ~0x100, ClkRun);
5702439e4bfSJean-Christophe PLAGNIOL-VILLARD
5712439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_init_rxfilter(dev);
5722439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_init_txd(dev);
5732439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_init_rxd(dev);
5742439e4bfSJean-Christophe PLAGNIOL-VILLARD
5752439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Configure the PCI bus bursts and FIFO thresholds. */
5762439e4bfSJean-Christophe PLAGNIOL-VILLARD tx_config = TxAutoPad | TxCollRetry | TxMxdma_256 | (0x1002);
5772439e4bfSJean-Christophe PLAGNIOL-VILLARD rx_config = RxMxdma_256 | 0x20;
5782439e4bfSJean-Christophe PLAGNIOL-VILLARD
5792439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
5802439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("%s: Setting TxConfig Register %#08X\n", dev->name, tx_config);
5812439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("%s: Setting RxConfig Register %#08X\n", dev->name, rx_config);
5822439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
5832439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, tx_config, TxConfig);
5842439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, rx_config, RxConfig);
5852439e4bfSJean-Christophe PLAGNIOL-VILLARD
5862439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_check_duplex(dev);
5872439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_set_rx_mode(dev);
5882439e4bfSJean-Christophe PLAGNIOL-VILLARD
5892439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, (RxOn | TxOn), ChipCmd);
5902439e4bfSJean-Christophe PLAGNIOL-VILLARD return 1;
5912439e4bfSJean-Christophe PLAGNIOL-VILLARD }
5922439e4bfSJean-Christophe PLAGNIOL-VILLARD
5932439e4bfSJean-Christophe PLAGNIOL-VILLARD /*
5942439e4bfSJean-Christophe PLAGNIOL-VILLARD * Function: natsemi_reset
5952439e4bfSJean-Christophe PLAGNIOL-VILLARD *
5962439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: soft resets the controller chip
5972439e4bfSJean-Christophe PLAGNIOL-VILLARD *
5982439e4bfSJean-Christophe PLAGNIOL-VILLARD * Arguments: struct eth_device *dev: NIC data structure
5992439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6002439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns: void.
6012439e4bfSJean-Christophe PLAGNIOL-VILLARD */
6022439e4bfSJean-Christophe PLAGNIOL-VILLARD static void
natsemi_reset(struct eth_device * dev)6032439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_reset(struct eth_device *dev)
6042439e4bfSJean-Christophe PLAGNIOL-VILLARD {
6052439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, ChipReset, ChipCmd);
6062439e4bfSJean-Christophe PLAGNIOL-VILLARD
6072439e4bfSJean-Christophe PLAGNIOL-VILLARD /* On page 78 of the spec, they recommend some settings for "optimum
6082439e4bfSJean-Christophe PLAGNIOL-VILLARD performance" to be done in sequence. These settings optimize some
6092439e4bfSJean-Christophe PLAGNIOL-VILLARD of the 100Mbit autodetection circuitry. Also, we only want to do
6102439e4bfSJean-Christophe PLAGNIOL-VILLARD this for rev C of the chip. */
6112439e4bfSJean-Christophe PLAGNIOL-VILLARD if (INL(dev, SiliconRev) == 0x302) {
6122439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTW(dev, 0x0001, PGSEL);
6132439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTW(dev, 0x189C, PMDCSR);
6142439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTW(dev, 0x0000, TSTDAT);
6152439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTW(dev, 0x5040, DSPCFG);
6162439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTW(dev, 0x008C, SDCFG);
6172439e4bfSJean-Christophe PLAGNIOL-VILLARD }
6182439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Disable interrupts using the mask. */
6192439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, 0, IntrMask);
6202439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, 0, IntrEnable);
6212439e4bfSJean-Christophe PLAGNIOL-VILLARD }
6222439e4bfSJean-Christophe PLAGNIOL-VILLARD
6232439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Function: natsemi_init_rxfilter
6242439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6252439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: sets receive filter address to our MAC address
6262439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6272439e4bfSJean-Christophe PLAGNIOL-VILLARD * Arguments: struct eth_device *dev: NIC data structure
6282439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6292439e4bfSJean-Christophe PLAGNIOL-VILLARD * returns: void.
6302439e4bfSJean-Christophe PLAGNIOL-VILLARD */
6312439e4bfSJean-Christophe PLAGNIOL-VILLARD
6322439e4bfSJean-Christophe PLAGNIOL-VILLARD static void
natsemi_init_rxfilter(struct eth_device * dev)6332439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_init_rxfilter(struct eth_device *dev)
6342439e4bfSJean-Christophe PLAGNIOL-VILLARD {
6352439e4bfSJean-Christophe PLAGNIOL-VILLARD int i;
6362439e4bfSJean-Christophe PLAGNIOL-VILLARD
6372439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 0; i < ETH_ALEN; i += 2) {
6382439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, i, RxFilterAddr);
6392439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTW(dev, dev->enetaddr[i] + (dev->enetaddr[i + 1] << 8),
6402439e4bfSJean-Christophe PLAGNIOL-VILLARD RxFilterData);
6412439e4bfSJean-Christophe PLAGNIOL-VILLARD }
6422439e4bfSJean-Christophe PLAGNIOL-VILLARD }
6432439e4bfSJean-Christophe PLAGNIOL-VILLARD
6442439e4bfSJean-Christophe PLAGNIOL-VILLARD /*
6452439e4bfSJean-Christophe PLAGNIOL-VILLARD * Function: natsemi_init_txd
6462439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6472439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: initializes the Tx descriptor
6482439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6492439e4bfSJean-Christophe PLAGNIOL-VILLARD * Arguments: struct eth_device *dev: NIC data structure
6502439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6512439e4bfSJean-Christophe PLAGNIOL-VILLARD * returns: void.
6522439e4bfSJean-Christophe PLAGNIOL-VILLARD */
6532439e4bfSJean-Christophe PLAGNIOL-VILLARD
6542439e4bfSJean-Christophe PLAGNIOL-VILLARD static void
natsemi_init_txd(struct eth_device * dev)6552439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_init_txd(struct eth_device *dev)
6562439e4bfSJean-Christophe PLAGNIOL-VILLARD {
6572439e4bfSJean-Christophe PLAGNIOL-VILLARD txd.link = (u32) 0;
6582439e4bfSJean-Christophe PLAGNIOL-VILLARD txd.cmdsts = (u32) 0;
6592439e4bfSJean-Christophe PLAGNIOL-VILLARD txd.bufptr = (u32) & txb[0];
6602439e4bfSJean-Christophe PLAGNIOL-VILLARD
6612439e4bfSJean-Christophe PLAGNIOL-VILLARD /* load Transmit Descriptor Register */
6622439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, (u32) & txd, TxRingPtr);
6632439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
6642439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("natsemi_init_txd: TX descriptor reg loaded with: %#08X\n",
6652439e4bfSJean-Christophe PLAGNIOL-VILLARD INL(dev, TxRingPtr));
6662439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
6672439e4bfSJean-Christophe PLAGNIOL-VILLARD }
6682439e4bfSJean-Christophe PLAGNIOL-VILLARD
6692439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Function: natsemi_init_rxd
6702439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6712439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: initializes the Rx descriptor ring
6722439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6732439e4bfSJean-Christophe PLAGNIOL-VILLARD * Arguments: struct eth_device *dev: NIC data structure
6742439e4bfSJean-Christophe PLAGNIOL-VILLARD *
6752439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns: void.
6762439e4bfSJean-Christophe PLAGNIOL-VILLARD */
6772439e4bfSJean-Christophe PLAGNIOL-VILLARD
6782439e4bfSJean-Christophe PLAGNIOL-VILLARD static void
natsemi_init_rxd(struct eth_device * dev)6792439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_init_rxd(struct eth_device *dev)
6802439e4bfSJean-Christophe PLAGNIOL-VILLARD {
6812439e4bfSJean-Christophe PLAGNIOL-VILLARD int i;
6822439e4bfSJean-Christophe PLAGNIOL-VILLARD
6832439e4bfSJean-Christophe PLAGNIOL-VILLARD cur_rx = 0;
6842439e4bfSJean-Christophe PLAGNIOL-VILLARD
6852439e4bfSJean-Christophe PLAGNIOL-VILLARD /* init RX descriptor */
6862439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 0; i < NUM_RX_DESC; i++) {
6872439e4bfSJean-Christophe PLAGNIOL-VILLARD rxd[i].link =
6882439e4bfSJean-Christophe PLAGNIOL-VILLARD cpu_to_le32((i + 1 <
6892439e4bfSJean-Christophe PLAGNIOL-VILLARD NUM_RX_DESC) ? (u32) & rxd[i +
6902439e4bfSJean-Christophe PLAGNIOL-VILLARD 1] : (u32) &
6912439e4bfSJean-Christophe PLAGNIOL-VILLARD rxd[0]);
6922439e4bfSJean-Christophe PLAGNIOL-VILLARD rxd[i].cmdsts = cpu_to_le32((u32) RX_BUF_SIZE);
6932439e4bfSJean-Christophe PLAGNIOL-VILLARD rxd[i].bufptr = cpu_to_le32((u32) & rxb[i * RX_BUF_SIZE]);
6942439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
6952439e4bfSJean-Christophe PLAGNIOL-VILLARD printf
6962439e4bfSJean-Christophe PLAGNIOL-VILLARD ("natsemi_init_rxd: rxd[%d]=%p link=%X cmdsts=%lX bufptr=%X\n",
6972439e4bfSJean-Christophe PLAGNIOL-VILLARD i, &rxd[i], le32_to_cpu(rxd[i].link),
6982439e4bfSJean-Christophe PLAGNIOL-VILLARD rxd[i].cmdsts, rxd[i].bufptr);
6992439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
7002439e4bfSJean-Christophe PLAGNIOL-VILLARD }
7012439e4bfSJean-Christophe PLAGNIOL-VILLARD
7022439e4bfSJean-Christophe PLAGNIOL-VILLARD /* load Receive Descriptor Register */
7032439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, (u32) & rxd[0], RxRingPtr);
7042439e4bfSJean-Christophe PLAGNIOL-VILLARD
7052439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
7062439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("natsemi_init_rxd: RX descriptor register loaded with: %X\n",
7072439e4bfSJean-Christophe PLAGNIOL-VILLARD INL(dev, RxRingPtr));
7082439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
7092439e4bfSJean-Christophe PLAGNIOL-VILLARD }
7102439e4bfSJean-Christophe PLAGNIOL-VILLARD
7112439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Function: natsemi_set_rx_mode
7122439e4bfSJean-Christophe PLAGNIOL-VILLARD *
7132439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description:
7142439e4bfSJean-Christophe PLAGNIOL-VILLARD * sets the receive mode to accept all broadcast packets and packets
7152439e4bfSJean-Christophe PLAGNIOL-VILLARD * with our MAC address, and reject all multicast packets.
7162439e4bfSJean-Christophe PLAGNIOL-VILLARD *
7172439e4bfSJean-Christophe PLAGNIOL-VILLARD * Arguments: struct eth_device *dev: NIC data structure
7182439e4bfSJean-Christophe PLAGNIOL-VILLARD *
7192439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns: void.
7202439e4bfSJean-Christophe PLAGNIOL-VILLARD */
7212439e4bfSJean-Christophe PLAGNIOL-VILLARD
7222439e4bfSJean-Christophe PLAGNIOL-VILLARD static void
natsemi_set_rx_mode(struct eth_device * dev)7232439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_set_rx_mode(struct eth_device *dev)
7242439e4bfSJean-Christophe PLAGNIOL-VILLARD {
7252439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 rx_mode = AcceptBroadcast | AcceptMyPhys;
7262439e4bfSJean-Christophe PLAGNIOL-VILLARD
7272439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, rx_mode, RxFilterAddr);
7282439e4bfSJean-Christophe PLAGNIOL-VILLARD }
7292439e4bfSJean-Christophe PLAGNIOL-VILLARD
7302439e4bfSJean-Christophe PLAGNIOL-VILLARD static void
natsemi_check_duplex(struct eth_device * dev)7312439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_check_duplex(struct eth_device *dev)
7322439e4bfSJean-Christophe PLAGNIOL-VILLARD {
7332439e4bfSJean-Christophe PLAGNIOL-VILLARD int duplex = INL(dev, ChipConfig) & FullDuplex ? 1 : 0;
7342439e4bfSJean-Christophe PLAGNIOL-VILLARD
7352439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
7362439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("%s: Setting %s-duplex based on negotiated link"
7372439e4bfSJean-Christophe PLAGNIOL-VILLARD " capability.\n", dev->name, duplex ? "full" : "half");
7382439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
7392439e4bfSJean-Christophe PLAGNIOL-VILLARD if (duplex) {
7402439e4bfSJean-Christophe PLAGNIOL-VILLARD rx_config |= RxAcceptTx;
7412439e4bfSJean-Christophe PLAGNIOL-VILLARD tx_config |= (TxCarrierIgn | TxHeartIgn);
7422439e4bfSJean-Christophe PLAGNIOL-VILLARD } else {
7432439e4bfSJean-Christophe PLAGNIOL-VILLARD rx_config &= ~RxAcceptTx;
7442439e4bfSJean-Christophe PLAGNIOL-VILLARD tx_config &= ~(TxCarrierIgn | TxHeartIgn);
7452439e4bfSJean-Christophe PLAGNIOL-VILLARD }
7462439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, tx_config, TxConfig);
7472439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, rx_config, RxConfig);
7482439e4bfSJean-Christophe PLAGNIOL-VILLARD }
7492439e4bfSJean-Christophe PLAGNIOL-VILLARD
7502439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Function: natsemi_send
7512439e4bfSJean-Christophe PLAGNIOL-VILLARD *
7522439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: transmits a packet and waits for completion or timeout.
7532439e4bfSJean-Christophe PLAGNIOL-VILLARD *
7542439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns: void. */
natsemi_send(struct eth_device * dev,void * packet,int length)755bf254f68SJoe Hershberger static int natsemi_send(struct eth_device *dev, void *packet, int length)
7562439e4bfSJean-Christophe PLAGNIOL-VILLARD {
7572439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 i, status = 0;
7582439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 tx_status = 0;
7593708e4cdSWolfgang Denk u32 *tx_ptr = &tx_status;
7603708e4cdSWolfgang Denk vu_long *res = (vu_long *)tx_ptr;
7612439e4bfSJean-Christophe PLAGNIOL-VILLARD
7622439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Stop the transmitter */
7632439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, TxOff, ChipCmd);
7642439e4bfSJean-Christophe PLAGNIOL-VILLARD
7652439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
7662439e4bfSJean-Christophe PLAGNIOL-VILLARD if (natsemi_debug)
7672439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("natsemi_send: sending %d bytes\n", (int) length);
7682439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
7692439e4bfSJean-Christophe PLAGNIOL-VILLARD
7702439e4bfSJean-Christophe PLAGNIOL-VILLARD /* set the transmit buffer descriptor and enable Transmit State Machine */
7712439e4bfSJean-Christophe PLAGNIOL-VILLARD txd.link = cpu_to_le32(0);
7722439e4bfSJean-Christophe PLAGNIOL-VILLARD txd.bufptr = cpu_to_le32(phys_to_bus((u32) packet));
7732439e4bfSJean-Christophe PLAGNIOL-VILLARD txd.cmdsts = cpu_to_le32(DescOwn | length);
7742439e4bfSJean-Christophe PLAGNIOL-VILLARD
7752439e4bfSJean-Christophe PLAGNIOL-VILLARD /* load Transmit Descriptor Register */
7762439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, phys_to_bus((u32) & txd), TxRingPtr);
7772439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
7782439e4bfSJean-Christophe PLAGNIOL-VILLARD if (natsemi_debug)
7792439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("natsemi_send: TX descriptor register loaded with: %#08X\n",
7802439e4bfSJean-Christophe PLAGNIOL-VILLARD INL(dev, TxRingPtr));
7812439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
7822439e4bfSJean-Christophe PLAGNIOL-VILLARD /* restart the transmitter */
7832439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, TxOn, ChipCmd);
7842439e4bfSJean-Christophe PLAGNIOL-VILLARD
7852439e4bfSJean-Christophe PLAGNIOL-VILLARD for (i = 0;
7862439e4bfSJean-Christophe PLAGNIOL-VILLARD (*res = le32_to_cpu(txd.cmdsts)) & DescOwn;
7872439e4bfSJean-Christophe PLAGNIOL-VILLARD i++) {
7882439e4bfSJean-Christophe PLAGNIOL-VILLARD if (i >= TOUT_LOOP) {
7892439e4bfSJean-Christophe PLAGNIOL-VILLARD printf
7902439e4bfSJean-Christophe PLAGNIOL-VILLARD ("%s: tx error buffer not ready: txd.cmdsts == %#X\n",
7912439e4bfSJean-Christophe PLAGNIOL-VILLARD dev->name, tx_status);
7922439e4bfSJean-Christophe PLAGNIOL-VILLARD goto Done;
7932439e4bfSJean-Christophe PLAGNIOL-VILLARD }
7942439e4bfSJean-Christophe PLAGNIOL-VILLARD }
7952439e4bfSJean-Christophe PLAGNIOL-VILLARD
7962439e4bfSJean-Christophe PLAGNIOL-VILLARD if (!(tx_status & DescPktOK)) {
7972439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("natsemi_send: Transmit error, Tx status %X.\n",
7982439e4bfSJean-Christophe PLAGNIOL-VILLARD tx_status);
7992439e4bfSJean-Christophe PLAGNIOL-VILLARD goto Done;
8002439e4bfSJean-Christophe PLAGNIOL-VILLARD }
8012439e4bfSJean-Christophe PLAGNIOL-VILLARD
8022439e4bfSJean-Christophe PLAGNIOL-VILLARD status = 1;
8032439e4bfSJean-Christophe PLAGNIOL-VILLARD Done:
8042439e4bfSJean-Christophe PLAGNIOL-VILLARD return status;
8052439e4bfSJean-Christophe PLAGNIOL-VILLARD }
8062439e4bfSJean-Christophe PLAGNIOL-VILLARD
8072439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Function: natsemi_poll
8082439e4bfSJean-Christophe PLAGNIOL-VILLARD *
8092439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: checks for a received packet and returns it if found.
8102439e4bfSJean-Christophe PLAGNIOL-VILLARD *
8112439e4bfSJean-Christophe PLAGNIOL-VILLARD * Arguments: struct eth_device *dev: NIC data structure
8122439e4bfSJean-Christophe PLAGNIOL-VILLARD *
8132439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns: 1 if packet was received.
8142439e4bfSJean-Christophe PLAGNIOL-VILLARD * 0 if no packet was received.
8152439e4bfSJean-Christophe PLAGNIOL-VILLARD *
8162439e4bfSJean-Christophe PLAGNIOL-VILLARD * Side effects:
8172439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns (copies) the packet to the array dev->packet.
8182439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns the length of the packet.
8192439e4bfSJean-Christophe PLAGNIOL-VILLARD */
8202439e4bfSJean-Christophe PLAGNIOL-VILLARD
8212439e4bfSJean-Christophe PLAGNIOL-VILLARD static int
natsemi_poll(struct eth_device * dev)8222439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_poll(struct eth_device *dev)
8232439e4bfSJean-Christophe PLAGNIOL-VILLARD {
8242439e4bfSJean-Christophe PLAGNIOL-VILLARD int retstat = 0;
8252439e4bfSJean-Christophe PLAGNIOL-VILLARD int length = 0;
8262439e4bfSJean-Christophe PLAGNIOL-VILLARD u32 rx_status = le32_to_cpu(rxd[cur_rx].cmdsts);
8272439e4bfSJean-Christophe PLAGNIOL-VILLARD
8282439e4bfSJean-Christophe PLAGNIOL-VILLARD if (!(rx_status & (u32) DescOwn))
8292439e4bfSJean-Christophe PLAGNIOL-VILLARD return retstat;
8302439e4bfSJean-Christophe PLAGNIOL-VILLARD #ifdef NATSEMI_DEBUG
8312439e4bfSJean-Christophe PLAGNIOL-VILLARD if (natsemi_debug)
8322439e4bfSJean-Christophe PLAGNIOL-VILLARD printf("natsemi_poll: got a packet: cur_rx:%d, status:%X\n",
8332439e4bfSJean-Christophe PLAGNIOL-VILLARD cur_rx, rx_status);
8342439e4bfSJean-Christophe PLAGNIOL-VILLARD #endif
8352439e4bfSJean-Christophe PLAGNIOL-VILLARD length = (rx_status & DSIZE) - CRC_SIZE;
8362439e4bfSJean-Christophe PLAGNIOL-VILLARD
8372439e4bfSJean-Christophe PLAGNIOL-VILLARD if ((rx_status & (DescMore | DescPktOK | DescRxLong)) != DescPktOK) {
8382439e4bfSJean-Christophe PLAGNIOL-VILLARD printf
8392439e4bfSJean-Christophe PLAGNIOL-VILLARD ("natsemi_poll: Corrupted packet received, buffer status = %X\n",
8402439e4bfSJean-Christophe PLAGNIOL-VILLARD rx_status);
8412439e4bfSJean-Christophe PLAGNIOL-VILLARD retstat = 0;
8422439e4bfSJean-Christophe PLAGNIOL-VILLARD } else { /* give packet to higher level routine */
843*1fd92db8SJoe Hershberger net_process_received_packet((rxb + cur_rx * RX_BUF_SIZE),
844*1fd92db8SJoe Hershberger length);
8452439e4bfSJean-Christophe PLAGNIOL-VILLARD retstat = 1;
8462439e4bfSJean-Christophe PLAGNIOL-VILLARD }
8472439e4bfSJean-Christophe PLAGNIOL-VILLARD
8482439e4bfSJean-Christophe PLAGNIOL-VILLARD /* return the descriptor and buffer to receive ring */
8492439e4bfSJean-Christophe PLAGNIOL-VILLARD rxd[cur_rx].cmdsts = cpu_to_le32(RX_BUF_SIZE);
8502439e4bfSJean-Christophe PLAGNIOL-VILLARD rxd[cur_rx].bufptr = cpu_to_le32((u32) & rxb[cur_rx * RX_BUF_SIZE]);
8512439e4bfSJean-Christophe PLAGNIOL-VILLARD
8522439e4bfSJean-Christophe PLAGNIOL-VILLARD if (++cur_rx == NUM_RX_DESC)
8532439e4bfSJean-Christophe PLAGNIOL-VILLARD cur_rx = 0;
8542439e4bfSJean-Christophe PLAGNIOL-VILLARD
8552439e4bfSJean-Christophe PLAGNIOL-VILLARD /* re-enable the potentially idle receive state machine */
8562439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, RxOn, ChipCmd);
8572439e4bfSJean-Christophe PLAGNIOL-VILLARD
8582439e4bfSJean-Christophe PLAGNIOL-VILLARD return retstat;
8592439e4bfSJean-Christophe PLAGNIOL-VILLARD }
8602439e4bfSJean-Christophe PLAGNIOL-VILLARD
8612439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Function: natsemi_disable
8622439e4bfSJean-Christophe PLAGNIOL-VILLARD *
8632439e4bfSJean-Christophe PLAGNIOL-VILLARD * Description: Turns off interrupts and stops Tx and Rx engines
8642439e4bfSJean-Christophe PLAGNIOL-VILLARD *
8652439e4bfSJean-Christophe PLAGNIOL-VILLARD * Arguments: struct eth_device *dev: NIC data structure
8662439e4bfSJean-Christophe PLAGNIOL-VILLARD *
8672439e4bfSJean-Christophe PLAGNIOL-VILLARD * Returns: void.
8682439e4bfSJean-Christophe PLAGNIOL-VILLARD */
8692439e4bfSJean-Christophe PLAGNIOL-VILLARD
8702439e4bfSJean-Christophe PLAGNIOL-VILLARD static void
natsemi_disable(struct eth_device * dev)8712439e4bfSJean-Christophe PLAGNIOL-VILLARD natsemi_disable(struct eth_device *dev)
8722439e4bfSJean-Christophe PLAGNIOL-VILLARD {
8732439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Disable interrupts using the mask. */
8742439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, 0, IntrMask);
8752439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, 0, IntrEnable);
8762439e4bfSJean-Christophe PLAGNIOL-VILLARD
8772439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Stop the chip's Tx and Rx processes. */
8782439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, RxOff | TxOff, ChipCmd);
8792439e4bfSJean-Christophe PLAGNIOL-VILLARD
8802439e4bfSJean-Christophe PLAGNIOL-VILLARD /* Restore PME enable bit */
8812439e4bfSJean-Christophe PLAGNIOL-VILLARD OUTL(dev, SavedClkRun, ClkRun);
8822439e4bfSJean-Christophe PLAGNIOL-VILLARD }
883