Searched refs:uart0_parents (Results 1 – 5 of 5) sorted by relevance
| /openbmc/linux/drivers/clk/mediatek/ |
| H A D | clk-mt8516.c | 75 static const char * const uart0_parents[] __initconst = { variable
365 MUX(CLK_TOP_UART0_SEL, "uart0_sel", uart0_parents,
|
| H A D | clk-mt8167.c | 88 static const char * const uart0_parents[] = { variable
524 MUX(CLK_TOP_UART0_SEL, "uart0_sel", uart0_parents,
|
| /openbmc/linux/drivers/clk/spear/ |
| H A D | spear3xx_clock.c | 128 static const char *uart0_parents[] = { "pll3_clk", "uart_syn_gclk", }; variable
440 clk = clk_register_mux(NULL, "uart0_mclk", uart0_parents, in spear3xx_clk_init()
441 ARRAY_SIZE(uart0_parents), in spear3xx_clk_init()
|
| H A D | spear1340_clock.c | 418 static const char *uart0_parents[] = { "pll5_clk", "osc_24m_clk", variable
635 clk = clk_register_mux(NULL, "uart0_mclk", uart0_parents, in spear1340_clk_init()
636 ARRAY_SIZE(uart0_parents), in spear1340_clk_init()
|
| H A D | spear1310_clock.c | 357 static const char *uart0_parents[] = { "pll5_clk", "uart_syn_gclk", }; variable
556 clk = clk_register_mux(NULL, "uart0_mclk", uart0_parents, in spear1310_clk_init()
557 ARRAY_SIZE(uart0_parents), in spear1310_clk_init()
|