Home
last modified time | relevance | path

Searched refs:to_intel_crtc_state (Results 1 – 18 of 18) sorted by relevance

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_modeset_setup.c40 to_intel_crtc_state(crtc->base.state); in intel_crtc_disable_noatomic_begin()
164 to_intel_crtc_state(crtc->base.state); in intel_crtc_disable_noatomic_complete()
202 to_intel_crtc_state(temp_crtc->base.state); in get_transcoder_pipes()
226 to_intel_crtc_state(crtc->base.state); in get_portsync_pipes()
247 master_crtc_state = to_intel_crtc_state(master_crtc->base.state); in get_portsync_pipes()
258 to_intel_crtc_state(master_crtc->base.state); in get_bigjoiner_slave_pipes()
319 to_intel_crtc_state(crtc->base.state); in intel_modeset_update_connector_atomic_state()
455 struct intel_crtc_state *crtc_state = to_intel_crtc_state(crtc->base.state); in intel_sanitize_crtc()
533 to_intel_crtc_state(crtc->base.state); in intel_sanitize_all_crtcs()
565 to_intel_crtc_state(crtc->base.state) : NULL; in intel_sanitize_encoder()
[all …]
H A Dintel_display.h330 (old_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].old_state), 1); \
346 (new_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].new_state), 1); \
363 (old_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].old_state), \
364 (new_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].new_state), 1); \
372 (old_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].old_state), \
373 (new_crtc_state) = to_intel_crtc_state((__state)->base.crtcs[__i].new_state), 1); \
H A Dintel_atomic.c239 const struct intel_crtc_state *old_crtc_state = to_intel_crtc_state(crtc->state); in intel_crtc_duplicate_state()
305 struct intel_crtc_state *crtc_state = to_intel_crtc_state(state); in intel_crtc_destroy_state()
360 return to_intel_crtc_state(crtc_state); in intel_atomic_get_crtc_state()
H A Dintel_display_debugfs.c434 to_intel_crtc_state(crtc->base.state); in intel_scaler_info()
567 to_intel_crtc_state(crtc->base.state); in intel_crtc_info()
711 to_intel_crtc_state(crtc->base.state); in i915_ddb_info()
1018 crtc_state = to_intel_crtc_state(crtc->base.state); in i915_fifo_underrun_reset_write()
1231 crtc_state = to_intel_crtc_state(crtc->state); in i915_dsc_fec_support_show()
1324 crtc_state = to_intel_crtc_state(crtc->state); in i915_dsc_bpc_show()
1390 crtc_state = to_intel_crtc_state(crtc->state); in i915_dsc_output_format_show()
1449 crtc_state = to_intel_crtc_state(crtc->base.state); in i915_current_bpc_show()
H A Dintel_drrs.c308 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_drrs_debugfs_status_show()
346 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_drrs_debugfs_ctl_set()
H A Dintel_fbdev.c405 to_intel_crtc_state(crtc->base.state); in intel_fbdev_init_bios()
445 to_intel_crtc_state(crtc->base.state); in intel_fbdev_init_bios()
516 to_intel_crtc_state(crtc->base.state); in intel_fbdev_init_bios()
H A Dhsw_ips.c300 crtc_state = to_intel_crtc_state(crtc->base.state); in hsw_ips_debugfs_false_color_set()
H A Dintel_plane_initial.c24 to_intel_crtc_state(crtc->base.state); in intel_reuse_initial_plane_obj()
H A Dintel_display_types.h1577 #define to_intel_crtc_state(x) container_of(x, struct intel_crtc_state, uapi) macro
2036 return to_intel_crtc_state(drm_atomic_get_old_crtc_state(&state->base, in intel_atomic_get_old_crtc_state()
2044 return to_intel_crtc_state(drm_atomic_get_new_crtc_state(&state->base, in intel_atomic_get_new_crtc_state()
H A Dintel_cursor.c622 to_intel_crtc_state(crtc->base.state); in intel_legacy_cursor_update()
667 new_crtc_state = to_intel_crtc_state(intel_crtc_duplicate_state(&crtc->base)); in intel_legacy_cursor_update()
H A Dintel_display_driver.c329 if (!to_intel_crtc_state(crtc->base.state)->uapi.active) in intel_display_driver_probe_nogem()
H A Di9xx_wm.c3346 struct intel_crtc_state *crtc_state = to_intel_crtc_state(crtc->base.state); in ilk_pipe_wm_get_hw_state()
3476 to_intel_crtc_state(crtc->base.state)->wm = crtc_state->wm; in ilk_wm_sanitize()
3624 to_intel_crtc_state(crtc->base.state); in g4x_wm_get_hw_state()
3717 to_intel_crtc_state(crtc->base.state); in g4x_wm_sanitize()
3739 to_intel_crtc_state(crtc->base.state); in g4x_wm_sanitize()
3809 to_intel_crtc_state(crtc->base.state); in vlv_wm_get_hw_state()
3872 to_intel_crtc_state(crtc->base.state); in vlv_wm_sanitize()
3891 to_intel_crtc_state(crtc->base.state); in vlv_wm_sanitize()
H A Dintel_dp.c4297 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_dp_get_active_pipes()
4358 to_intel_crtc_state(crtc->base.state); in intel_dp_retrain_link()
4369 to_intel_crtc_state(crtc->base.state); in intel_dp_retrain_link()
4388 to_intel_crtc_state(crtc->base.state); in intel_dp_retrain_link()
4431 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_dp_prep_phy_test()
4475 to_intel_crtc_state(crtc->base.state); in intel_dp_do_phy_test()
H A Dskl_watermark.c3004 to_intel_crtc_state(crtc->base.state); in skl_wm_get_hw_state()
3070 to_intel_crtc_state(crtc->base.state); in skl_dbuf_is_misconfigured()
3077 to_intel_crtc_state(crtc->base.state); in skl_dbuf_is_misconfigured()
3118 to_intel_crtc_state(crtc->base.state); in skl_wm_sanitize()
H A Dskl_universal_plane.c2392 struct intel_crtc_state *crtc_state = to_intel_crtc_state(crtc->base.state); in skl_get_initial_plane_config()
H A Dintel_dpll_mgr.c4353 to_intel_crtc_state(crtc->base.state); in readout_dpll_hw_state()
H A Dintel_ddi.c4357 crtc_state = to_intel_crtc_state(crtc->base.state); in intel_hdmi_reset_link()
H A Dintel_display.c638 to_intel_crtc_state(crtc->base.state); in intel_plane_disable_noatomic()