Home
last modified time | relevance | path

Searched refs:timingdata0 (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/include/mach/
H A Ddmc.h222 unsigned int timingdata0; member
/openbmc/u-boot/arch/arm/mach-exynos/
H A Ddmc_init_ddr3.c611 writel(mem->timing_data, &drex0->timingdata0); in ddr3_mem_ctrl_init()
612 writel(mem->timing_data, &drex1->timingdata0); in ddr3_mem_ctrl_init()