Searched refs:timing_row (Results 1 – 4 of 4) sorted by relevance
| /openbmc/u-boot/arch/arm/mach-exynos/ |
| H A D | clock_init.h | 84 unsigned timing_row; member
|
| H A D | dmc_init_ddr3.c | 128 writel(mem->timing_row, &dmc->timingrow); in ddr3_mem_ctrl_init()
609 writel(mem->timing_row, &drex0->timingrow0); in ddr3_mem_ctrl_init()
610 writel(mem->timing_row, &drex1->timingrow0); in ddr3_mem_ctrl_init()
|
| H A D | clock_init_exynos5.c | 189 .timing_row = 0x6836650f,
292 .timing_row = 0x8c36650e,
395 .timing_row = 0x8c36650e,
|
| /openbmc/linux/drivers/memory/samsung/ |
| H A D | exynos5422-dmc.c | 166 u32 *timing_row; member
429 writel(dmc->timing_row[idx], in exynos5_dram_change_timings()
431 writel(dmc->timing_row[idx], in exynos5_dram_change_timings()
1188 dmc->timing_row = devm_kmalloc_array(dmc->dev, TIMING_COUNT, in of_get_dram_timings()
1190 if (!dmc->timing_row) { in of_get_dram_timings()
1230 ret = create_timings_aligned(dmc, &dmc->timing_row[idx], in of_get_dram_timings()
1238 dmc->bypass_timing_row = dmc->timing_row[idx - 1]; in of_get_dram_timings()
|