Home
last modified time | relevance | path

Searched refs:t6 (Results 1 – 25 of 99) sorted by relevance

1234

/openbmc/linux/arch/riscv/lib/
H A Dmemcpy.S12 move t6, a0 /* Preserve return value */
18 andi a3, t6, SZREG-1
34 sb a5, 0(t6)
35 addi t6, t6, 1
54 REG_S a4, 0(t6)
55 REG_S a5, SZREG(t6)
56 REG_S a6, 2*SZREG(t6)
57 REG_S a7, 3*SZREG(t6)
58 REG_S t0, 4*SZREG(t6)
59 REG_S t1, 5*SZREG(t6)
[all …]
H A Duaccess.S17 li t6, SR_SUM
18 csrs CSR_STATUS, t6
174 csrc CSR_STATUS, t6
181 csrc CSR_STATUS, t6
193 li t6, SR_SUM
194 csrs CSR_STATUS, t6
216 csrc CSR_STATUS, t6
233 csrc CSR_STATUS, t6
H A Dmemmove.S69 andi t6, t4, -SZREG
103 addi a2, t6, SZREG /* The other breakpoint for the unrolled loop*/
151 bne t3, t6, 1b
153 mv t3, t6 /* Fix the dest pointer in case the loop was broken */
236 bne t3, t6, 1b
273 beq t4, t6, 2f
279 bne t4, t6, 1b
/openbmc/linux/arch/alpha/lib/
H A Dstxcpy.S73 negq t8, t6 # e0 : find low bit set
74 and t8, t6, t12 # e1 (stall)
78 and t12, 0x80, t6 # e0 :
79 bne t6, 1f # .. e1 (zdb)
84 subq t12, 1, t6 # .. e1 :
85 zapnot t1, t6, t1 # e0 : clear src bytes >= null
86 or t12, t6, t8 # .. e1 :
142 or t1, t6, t6 # e0 :
143 cmpbge zero, t6, t8 # .. e1 :
144 lda t6, -1 # e0 : for masking just below
[all …]
H A Dstxncpy.S91 and t12, 0x80, t6 # e0 :
92 bne t6, 1f # .. e1 (zdb)
97 subq t12, 1, t6 # .. e1 :
98 or t12, t6, t8 # e0 :
165 or t0, t6, t6 # e1 : mask original data for zero test
166 cmpbge zero, t6, t8 # e0 :
168 lda t6, -1 # e0 :
171 mskql t6, a1, t6 # e0 : mask out bits already seen
174 or t6, t2, t2 # .. e1 :
243 or t8, t10, t6 # e1 :
[all …]
H A Dev6-stxcpy.S89 negq t8, t6 # E : find low bit set
90 and t8, t6, t12 # E : (stall)
93 and t12, 0x80, t6 # E : (stall)
94 bne t6, 1f # U : (stall)
99 subq t12, 1, t6 # E :
100 zapnot t1, t6, t1 # U : clear src bytes >= null (stall)
101 or t12, t6, t8 # E : (stall)
165 or t1, t6, t6 # E :
166 cmpbge zero, t6, t8 # E : (stall)
167 lda t6, -1 # E : for masking just below
[all …]
H A Dev6-stxncpy.S117 and t12, 0x80, t6 # E : (stall)
118 bne t6, 1f # U : (stall)
123 subq t12, 1, t6 # E :
124 or t12, t6, t8 # E : (stall)
205 or t0, t6, t6 # E : mask original data for zero test (stall)
207 cmpbge zero, t6, t8 # E :
209 lda t6, -1 # E :
213 mskql t6, a1, t6 # U : mask out bits already seen
215 or t6, t2, t2 # E : (stall)
288 or t8, t10, t6 # E : (stall)
[all …]
H A Dstrrchr.S23 mov zero, t6 # .. e1 : t6 is last match aligned addr
46 cmovne t3, v0, t6 # .. e1 : save previous comparisons match
63 cmovne t3, v0, t6 # e0 :
80 addq t6, t0, v0 # .. e1 : add our aligned base ptr to the mix
H A Dev67-strrchr.S40 mov zero, t6 # E : t6 is last match aligned addr
68 cmovne t3, v0, t6 # E : save previous comparisons match
94 cmovne t3, v0, t6 # E :
105 addq t6, t5, v0 # E : and add to quadword address
/openbmc/u-boot/arch/riscv/cpu/
H A Dstart.S100 sub t6, s4, t0 /* t6 <- relocation offset */
122 add t1, t1, t6 /* t1 <- rela_dyn_start in RAM */
123 add t2, t2, t6 /* t2 <- rela_dyn_end in RAM */
136 add t5, t5, t6 /* t5 <-- location to fix up in RAM */
137 add t3, t3, t6 /* t3 <-- location to fix up in RAM */
145 add t4, t4, t6
159 add t5, t5, t6 /* t5 <-- location to fix up in RAM */
160 add t3, t3, t6 /* t3 <-- location to fix up in RAM */
170 add t0, t0, t6
175 add t0, t0, t6 /* t0 <- rel __bss_start in RAM */
[all …]
/openbmc/u-boot/arch/mips/mach-mt7620/
H A Dlowlevel_init.S186 lw t6, 0x718(s2)
188 and t6, t6, t8
206 or t6, t6, t8
222 or t6, t6, t8
235 or t6, t6, t8
242 sw t6, 0x718(s2)
297 li t6, DDR_CFG1_SIZE_VAL
299 and t6, ~DDR_CFG1_CHIP_WIDTH_MASK
300 or t6, DDR_CFG1_CHIP_WIDTH_VAL
303 and t6, ~DDR_CFG1_BUS_WIDTH_MASK
[all …]
/openbmc/linux/arch/arm64/crypto/
H A Dcrct10dif-ce-core.S86 t6 .req v20
138 ext t6.8b, ad.8b, ad.8b, #3 // A3
144 pmull t6.8h, t6.8b, fold_consts.8b // J = A3*B
152 tbl t6.16b, {ad.16b}, perm3.16b // A3
158 pmull2 t6.8h, t6.16b, fold_consts.16b // J = A3*B
164 eor t6.16b, t6.16b, t9.16b // N = I + J
168 uzp1 t7.2d, t6.2d, t3.2d
169 uzp2 t6.2d, t6.2d, t3.2d
178 eor t7.16b, t7.16b, t6.16b
179 and t6.16b, t6.16b, k00_16.16b
[all …]
/openbmc/linux/arch/x86/crypto/
H A Dcamellia-aesni-avx-asm_64.S50 #define roundsm16(x0, x1, x2, x3, x4, x5, x6, x7, t0, t1, t2, t3, t4, t5, t6, \ argument
73 filter_8bit(x0, t0, t1, t7, t6); \
74 filter_8bit(x7, t0, t1, t7, t6); \
75 filter_8bit(x1, t0, t1, t7, t6); \
76 filter_8bit(x4, t0, t1, t7, t6); \
77 filter_8bit(x2, t0, t1, t7, t6); \
78 filter_8bit(x5, t0, t1, t7, t6); \
82 filter_8bit(x3, t2, t3, t7, t6); \
83 filter_8bit(x6, t2, t3, t7, t6); \
100 filter_8bit(x0, t0, t1, t7, t6); \
[all …]
H A Daria-aesni-avx2-asm_64.S309 t4, t5, t6, t7) \ argument
332 t4, t5, t6, t7) \ argument
334 vpxor t6, t6, t6; \
342 vextracti128 $1, x0, t6##_x; \
344 vaesenclast t7##_x, t6##_x, t6##_x; \
345 vinserti128 $1, t6##_x, x0, x0; \
347 vextracti128 $1, x4, t6##_x; \
349 vaesenclast t7##_x, t6##_x, t6##_x; \
350 vinserti128 $1, t6##_x, x4, x4; \
352 vextracti128 $1, x1, t6##_x; \
[all …]
H A Dcamellia-aesni-avx2-asm_64.S62 #define roundsm32(x0, x1, x2, x3, x4, x5, x6, x7, t0, t1, t2, t3, t4, t5, t6, \ argument
70 vbroadcasti128 .Lpre_tf_hi_s1(%rip), t6; \
86 filter_8bit(x0, t5, t6, t7, t4); \
87 filter_8bit(x7, t5, t6, t7, t4); \
94 filter_8bit(x2, t5, t6, t7, t4); \
95 filter_8bit(x5, t5, t6, t7, t4); \
96 filter_8bit(x1, t5, t6, t7, t4); \
97 filter_8bit(x4, t5, t6, t7, t4); \
102 vextracti128 $1, x2, t6##_x; \
121 vaesenclast t4##_x, t6##_x, t6##_x; \
[all …]
/openbmc/qemu/include/exec/
H A Dhelper-gen.h.inc75 #define DEF_HELPER_FLAGS_6(name, flags, ret, t1, t2, t3, t4, t5, t6) \
79 dh_arg_decl(t4, 4), dh_arg_decl(t5, 5), dh_arg_decl(t6, 6)) \
84 dh_arg(t4, 4), dh_arg(t5, 5), dh_arg(t6, 6)); \
87 #define DEF_HELPER_FLAGS_7(name, flags, ret, t1, t2, t3, t4, t5, t6, t7)\
91 dh_arg_decl(t4, 4), dh_arg_decl(t5, 5), dh_arg_decl(t6, 6), \
97 dh_arg(t4, 4), dh_arg(t5, 5), dh_arg(t6, 6), \
H A Dhelper-proto.h.inc44 #define DEF_HELPER_FLAGS_6(name, flags, ret, t1, t2, t3, t4, t5, t6) \
47 dh_ctype(t6)) DEF_HELPER_ATTR;
49 #define DEF_HELPER_FLAGS_7(name, flags, ret, t1, t2, t3, t4, t5, t6, t7) \
51 dh_ctype(t4), dh_ctype(t5), dh_ctype(t6), \
H A Dhelper-head.h.inc128 #define DEF_HELPER_6(name, ret, t1, t2, t3, t4, t5, t6) \
129 DEF_HELPER_FLAGS_6(name, 0, ret, t1, t2, t3, t4, t5, t6)
130 #define DEF_HELPER_7(name, ret, t1, t2, t3, t4, t5, t6, t7) \
131 DEF_HELPER_FLAGS_7(name, 0, ret, t1, t2, t3, t4, t5, t6, t7)
/openbmc/linux/arch/riscv/include/asm/
H A Dcompat.h52 compat_ulong_t t6; member
89 cregs->t6 = (compat_ulong_t) regs->t6; in regs_to_cregs()
126 regs->t6 = (unsigned long) cregs->t6; in cregs_to_regs()
/openbmc/linux/arch/loongarch/mm/
H A Dpage.S50 ld.d t6, a1, 48
65 st.d t6, a0, 48
67 ld.d t6, a1, 112
78 st.d t6, a0, -16
/openbmc/linux/scripts/
H A Dmakelst29 t6=`printf "%lu" $((0x$t4 - 0x$t5))`
32 $3 -r --source --adjust-vma=${t6:-0} $1
/openbmc/linux/arch/mips/kernel/
H A Dscall32-o32.S62 load_a5: user_lw(t6, 20(t0)) # argument #6 from usp
68 sw t6, 20(sp) # argument #6 to ksp
161 li t6, 0
197 lw t6, 28(sp)
200 sw t6, 24(sp)
/openbmc/linux/arch/ia64/lib/
H A Dcopy_page_mck.S82 #define t6 t2 // alias! macro
87 #define t12 t6 // alias!
158 (p[D]) ld8 t6 = [src0], 3*8
165 (p[D]) st8 [dst0] = t6, 3*8
H A Dcopy_page.S45 t5[PIPE_DEPTH], t6[PIPE_DEPTH], t7[PIPE_DEPTH], t8[PIPE_DEPTH]
84 (p[0]) ld8 t6[0]=[src2],16
85 (EPI) st8 [tgt2]=t6[PIPE_DEPTH-1],16
/openbmc/linux/arch/sparc/lib/
H A Dblockops.S28 #define MIRROR_BLOCK(dst, src, offset, t0, t1, t2, t3, t4, t5, t6, t7) \ argument
32 ldd [src + offset + 0x00], t6; \
36 std t6, [dst + offset + 0x00];

1234