Searched refs:src_cpu (Results 1 – 6 of 6) sorted by relevance
| /openbmc/qemu/hw/intc/ |
| H A D | ompic.c | 60 int src_cpu = OMPIC_SRC_CPU(addr); in ompic_read() local
64 return s->cpus[src_cpu].control; in ompic_read()
66 return s->cpus[src_cpu].status; in ompic_read()
76 int src_cpu = OMPIC_SRC_CPU(addr); in ompic_write() local
78 s->cpus[src_cpu].control = data; in ompic_write()
84 OMPIC_STATUS_SRC(src_cpu) | in ompic_write()
90 s->cpus[src_cpu].status &= ~OMPIC_STATUS_IRQ_PENDING; in ompic_write()
91 qemu_irq_lower(s->cpus[src_cpu].irq); in ompic_write()
|
| /openbmc/u-boot/arch/arm/mach-exynos/ |
| H A D | clock_init_exynos5.c | 558 clrbits_le32(&clk->src_cpu, MUX_APLL_SEL_MASK); in exynos5250_system_clock_init()
594 writel(MUX_HPM_SEL_MASK, &clk->src_cpu); in exynos5250_system_clock_init()
732 val = readl(&clk->src_cpu); in exynos5250_system_clock_init()
734 writel(val, &clk->src_cpu); in exynos5250_system_clock_init()
806 setbits_le32(&clk->src_cpu, MUX_HPM_SEL_MASK); in exynos5420_system_clock_init()
816 clrbits_le32(&clk->src_cpu, APLL_FOUT); in exynos5420_system_clock_init()
828 setbits_le32(&clk->src_cpu, APLL_FOUT); in exynos5420_system_clock_init()
|
| H A D | clock_init_exynos4.c | 44 writel(CLK_SRC_CPU_VAL, &clk->src_cpu); in system_clock_init()
|
| /openbmc/u-boot/board/samsung/odroid/ |
| H A D | odroid.c | 120 clrsetbits_le32(&clk->src_cpu, clr_src_cpu, set); in board_clock_init()
139 clrsetbits_le32(&clk->src_cpu, clr_src_cpu, set); in board_clock_init()
|
| /openbmc/u-boot/arch/arm/mach-exynos/include/mach/ |
| H A D | clock.h | 191 unsigned int src_cpu; member
441 unsigned int src_cpu; member
521 unsigned int src_cpu; member
866 unsigned int src_cpu; member
|
| /openbmc/u-boot/board/samsung/trats/ |
| H A D | trats.c | 317 writel(CLK_SRC_CPU_VAL, (unsigned int)&clk->src_cpu); in board_clock_init()
|