Home
last modified time | relevance | path

Searched refs:shim (Results 1 – 25 of 50) sorted by relevance

12

/openbmc/linux/drivers/soundwire/
H A Dintel.c74 void __iomem *s = sdw->link_res->shim; in intel_reg_show()
210 void __iomem *shim = sdw->link_res->shim; in intel_shim_glue_to_master_ip() local
215 ioctl = intel_readw(shim, SDW_SHIM_IOCTL(link_id)); in intel_shim_glue_to_master_ip()
218 intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl); in intel_shim_glue_to_master_ip()
222 intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl); in intel_shim_glue_to_master_ip()
226 intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl); in intel_shim_glue_to_master_ip()
231 intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl); in intel_shim_glue_to_master_ip()
241 void __iomem *shim = sdw->link_res->shim; in intel_shim_master_ip_to_glue() local
245 ioctl = intel_readw(shim, SDW_SHIM_IOCTL(link_id)); in intel_shim_master_ip_to_glue()
248 intel_writew(shim, SDW_SHIM_IOCTL(link_id), ioctl); in intel_shim_master_ip_to_glue()
[all …]
H A Dintel_ace2x.c494 void __iomem *shim = sdw->link_res->shim; in intel_pdi_init() local
498 pcm_cap = intel_readw(shim, SDW_SHIM2_PCMSCAP); in intel_pdi_init()
511 void __iomem *shim = sdw->link_res->shim; in intel_pdi_get_ch_cap() local
514 return intel_readw(shim, SDW_SHIM2_PCMSYCHC(pdi_num)) + 1; in intel_pdi_get_ch_cap()
H A Dintel_init.c70 link->shim = res->mmio_base + res->shim_base; in intel_link_dev_register()
76 link->shim = res->mmio_base + SDW_SHIM2_GENERIC_BASE(link_id); in intel_link_dev_register()
H A Dintel_ace2x_debugfs.c40 void __iomem *s = sdw->link_res->shim; in intel_reg_show()
H A Dintel.h36 void __iomem *shim; member
/openbmc/linux/drivers/gpu/drm/i915/display/
H A Dintel_hdcp.c121 const struct intel_hdcp_shim *shim, u8 *bksv) in intel_hdcp_read_valid_bksv() argument
128 ret = shim->read_bksv(dig_port, bksv); in intel_hdcp_read_valid_bksv()
146 const struct intel_hdcp_shim *shim = connector->hdcp.shim; in intel_hdcp_capable() local
150 if (!shim) in intel_hdcp_capable()
153 if (shim->hdcp_capable) { in intel_hdcp_capable()
154 shim->hdcp_capable(dig_port, &capable); in intel_hdcp_capable()
156 if (!intel_hdcp_read_valid_bksv(dig_port, shim, bksv)) in intel_hdcp_capable()
196 hdcp->shim->hdcp_2_2_capable(dig_port, &capable); in intel_hdcp2_capable()
218 const struct intel_hdcp_shim *shim) in intel_hdcp_poll_ksv_fifo() argument
224 ret = __wait_for(read_ret = shim->read_ksv_ready(dig_port, in intel_hdcp_poll_ksv_fifo()
[all …]
/openbmc/openbmc/meta-openembedded/meta-networking/recipes-support/drbd/drbd-utils/
H A D0001-drbd-utils-support-usrmerge.patch45 - install -m 755 drbd-service-shim.sh $(DESTDIR)/lib/drbd/scripts
50 + install -m 755 drbd-service-shim.sh $(DESTDIR)/${nonarch_libdir}/drbd/scripts
64 -ExecStart=/lib/drbd/scripts/drbd-service-shim.sh secondary-or-escalate %I
65 +ExecStart=@nonarch_libdir@/drbd/scripts/drbd-service-shim.sh secondary-or-escalate %I
75 -ExecCondition=/lib/drbd/scripts/drbd-service-shim.sh primary %I
76 -ExecStop=/lib/drbd/scripts/drbd-service-shim.sh secondary %I
77 +ExecCondition=@nonarch_libdir@/drbd/scripts/drbd-service-shim.sh primary %I
78 +ExecStop=@nonarch_libdir@/drbd/scripts/drbd-service-shim.sh secondary %I
119 -ExecStart=/lib/drbd/scripts/drbd-service-shim.sh adjust %I
120 -ExecReload=/lib/drbd/scripts/drbd-service-shim.sh adjust %I
[all …]
/openbmc/linux/sound/soc/intel/atom/sst/
H A Dsst_loader.c59 csr.full = sst_shim_read64(sst_drv_ctx->shim, SST_CSR); in intel_sst_reset_dsp_mrfld()
64 sst_shim_write64(sst_drv_ctx->shim, SST_CSR, csr.full); in intel_sst_reset_dsp_mrfld()
65 csr.full = sst_shim_read64(sst_drv_ctx->shim, SST_CSR); in intel_sst_reset_dsp_mrfld()
70 sst_shim_write64(sst_drv_ctx->shim, SST_CSR, csr.full); in intel_sst_reset_dsp_mrfld()
72 csr.full = sst_shim_read64(sst_drv_ctx->shim, SST_CSR); in intel_sst_reset_dsp_mrfld()
88 csr.full = sst_shim_read64(sst_drv_ctx->shim, SST_CSR); in sst_start_mrfld()
92 sst_shim_write64(sst_drv_ctx->shim, SST_CSR, csr.full); in sst_start_mrfld()
94 csr.full = sst_shim_read64(sst_drv_ctx->shim, SST_CSR); in sst_start_mrfld()
99 sst_shim_write64(sst_drv_ctx->shim, SST_CSR, csr.full); in sst_start_mrfld()
101 csr.full = sst_shim_read64(sst_drv_ctx->shim, SST_CSR); in sst_start_mrfld()
H A Dsst_ipc.c125 header.full = sst_shim_read64(sst_drv_ctx->shim, SST_IPCX); in sst_post_message_mrfld()
136 header.full = sst_shim_read64(sst_drv_ctx->shim, SST_IPCX); in sst_post_message_mrfld()
168 sst_shim_write64(sst_drv_ctx->shim, SST_IPCX, msg->mrfld_header.full); in sst_post_message_mrfld()
185 imr.full = sst_shim_read64(sst_drv_ctx->shim, SST_IMRX); in intel_sst_clear_intr_mrfld()
186 isr.full = sst_shim_read64(sst_drv_ctx->shim, SST_ISRX); in intel_sst_clear_intr_mrfld()
190 sst_shim_write64(sst_drv_ctx->shim, SST_ISRX, isr.full); in intel_sst_clear_intr_mrfld()
193 clear_ipc.full = sst_shim_read64(sst_drv_ctx->shim, SST_IPCD); in intel_sst_clear_intr_mrfld()
198 sst_shim_write64(sst_drv_ctx->shim, SST_IPCD, clear_ipc.full); in intel_sst_clear_intr_mrfld()
201 sst_shim_write64(sst_drv_ctx->shim, SST_IMRX, imr.full); in intel_sst_clear_intr_mrfld()
H A Dsst.c57 isr.full = sst_shim_read64(drv->shim, SST_ISRX); in intel_sst_interrupt_mrfld()
62 header.full = sst_shim_read64(drv->shim, in intel_sst_interrupt_mrfld()
65 sst_shim_write64(drv->shim, drv->ipc_reg.ipcx, header.full); in intel_sst_interrupt_mrfld()
69 sst_shim_write64(drv->shim, SST_ISRX, isr.full); in intel_sst_interrupt_mrfld()
80 imr.full = sst_shim_read64(drv->shim, SST_IMRX); in intel_sst_interrupt_mrfld()
82 sst_shim_write64(drv->shim, SST_IMRX, imr.full); in intel_sst_interrupt_mrfld()
84 header.full = sst_shim_read64(drv->shim, drv->ipc_reg.ipcd); in intel_sst_interrupt_mrfld()
325 sst_shim_write64(ctx->shim, SST_IMRX, 0xFFFF0038); in sst_context_init()
H A Dsst_pci.c64 ctx->shim = pcim_iomap(pci, 1, pci_resource_len(pci, 1)); in sst_platform_get_resources()
65 if (!ctx->shim) { in sst_platform_get_resources()
69 dev_dbg(ctx->dev, "SST Shim Ptr %p\n", ctx->shim); in sst_platform_get_resources()
H A Dsst_acpi.c208 ctx->shim = devm_ioremap(ctx->dev, ctx->shim_phy_add, in sst_platform_get_resources()
210 if (!ctx->shim) { in sst_platform_get_resources()
/openbmc/u-boot/drivers/sound/
H A Dbroadwell_i2s.c31 struct i2s_shim_regs *shim; member
43 clrsetbits_le32(&priv->shim->csr, in init_shim_csr()
54 u32 clkctl = readl(&priv->shim->clkctl); in init_shim_clkctl()
66 writel(clkctl, &priv->shim->clkctl); in init_shim_clkctl()
266 priv->shim = (struct i2s_shim_regs *)uc_priv->base_address; in broadwell_i2s_probe()
/openbmc/qemu/target/arm/tcg/
H A Dt16.decode23 &s_rrr_shi !extern s rd rn rm shim shty
47 &s_rrr_shi %s rn=%reg_0 shim=0 shty=0
49 &s_rrr_shi s=1 rd=0 shim=0 shty=0
135 @shift_i ..... shim:5 rm:3 rd:3 &s_rrr_shi %s rn=%reg_0
144 &s_rrr_shi %s shim=0 shty=0
172 &s_rrr_shi rd=%reg_0_7 rn=%reg_0_7 shim=0 shty=0
H A Dt32.decode23 &s_rrr_shi !extern s rd rn rm shim shty
51 &mve_shl_ri rdalo rdahi shim
53 &mve_sh_ri rda shim
66 &s_rrr_shi shim=%imm5_12_6
68 &s_rrr_shi shim=%imm5_12_6 rn=0
70 &s_rrr_shi shim=%imm5_12_6 s=1 rd=0
73 &mve_shl_ri shim=%imm5_12_6 rdalo=%rdalo_17 rdahi=%rdahi_9
77 &mve_sh_ri shim=%imm5_12_6
H A Da32.decode26 &s_rrr_shi s rd rn rm shim shty
55 @s_rrr_shi ---- ... .... s:1 rn:4 rd:4 shim:5 shty:2 . rm:4 \
57 @s_rxr_shi ---- ... .... s:1 .... rd:4 shim:5 shty:2 . rm:4 \
59 @S_xrr_shi ---- ... .... . rn:4 .... shim:5 shty:2 . rm:4 \
/openbmc/qemu/roms/
H A Dedk2-build.config30 [pcds.nx.broken.shim.grub]
33 # shim.efi has broken MemAttr code
99 pcds = nx.broken.shim.grub
116 pcds = nx.broken.shim.grub
/openbmc/linux/sound/soc/intel/common/
H A Dsst-dsp.c53 sst->ops->write(sst->addr.shim, offset, value); in sst_dsp_shim_write()
64 val = sst->ops->read(sst->addr.shim, offset); in sst_dsp_shim_read()
73 sst->ops->write(sst->addr.shim, offset, value); in sst_dsp_shim_write_unlocked()
79 return sst->ops->read(sst->addr.shim, offset); in sst_dsp_shim_read_unlocked()
H A Dsst-dsp-priv.h43 void __iomem *shim; member
/openbmc/openbmc/meta-openembedded/meta-networking/recipes-connectivity/openconnect/openconnect/
H A D0001-Shim-for-renaming-of-GNUTLS_NO_EXTENSIONS-in-GnuTLS-.patch8 then a backwards-compatibility shim was belatedly added in
32 + * backwards-compatibility shim was added in a subsequent commit, but
/openbmc/linux/tools/testing/selftests/riscv/hwprobe/
H A Dsys_hwprobe.S7 # Put __NR_riscv_hwprobe in the syscall number register, then just shim
/openbmc/linux/Documentation/security/tpm/
H A Dtpm_ftpm_tee.rst11 This driver is a shim for firmware implemented in ARM's TrustZone
/openbmc/qemu/docs/system/i386/
H A Dxen.rst111 Booting PV guest kernels is possible by using the Xen PV shim (a version of Xen
124 -append "pv-shim console=xen,pv -- console=hvc0 root=/dev/xvda1" \\
128 options, and as of Xen 4.17, Xen's PV shim mode does not support using a serial
/openbmc/openbmc/poky/meta/recipes-graphics/xorg-xserver/
H A Dxserver-abi.inc31 # This should be called via a shim function in PACKAGEFUNCS.
/openbmc/linux/Documentation/translations/ko_KR/
H A Dhowto.rst152 - 서브시스템 shim-layer(호환성을 위해?)

12