Home
last modified time | relevance | path

Searched refs:sdr_pll (Results 1 – 2 of 2) sorted by relevance

/openbmc/u-boot/arch/arm/mach-socfpga/
H A Dclock_manager_gen5.c94 writel(0, &clock_manager_base->sdr_pll.en); in cm_basic_init()
112 &clock_manager_base->sdr_pll.vco); in cm_basic_init()
129 readl(&clock_manager_base->sdr_pll.vco); in cm_basic_init()
138 writel(cfg->sdram_vco_base, &clock_manager_base->sdr_pll.vco); in cm_basic_init()
201 &clock_manager_base->sdr_pll.vco); in cm_basic_init()
219 &clock_manager_base->sdr_pll.ddrdqsclk); in cm_basic_init()
222 &clock_manager_base->sdr_pll.ddr2xdqsclk); in cm_basic_init()
225 &clock_manager_base->sdr_pll.ddrdqclk); in cm_basic_init()
228 &clock_manager_base->sdr_pll.s2fuser2clk); in cm_basic_init()
249 &clock_manager_base->sdr_pll.vco); in cm_basic_init()
[all …]
/openbmc/u-boot/arch/arm/mach-socfpga/include/mach/
H A Dclock_manager_gen5.h109 struct socfpga_clock_manager_sdr_pll sdr_pll; member