Home
last modified time | relevance | path

Searched refs:reg_ch_base (Results 1 – 4 of 4) sorted by relevance

/openbmc/linux/drivers/dma/
H A Dmilbeaut-xdmac.c71 void __iomem *reg_ch_base; member
119 writel_relaxed(val, mc->reg_ch_base + M10V_XDTBC); in milbeaut_chan_start()
122 writel_relaxed(val, mc->reg_ch_base + M10V_XDSSA); in milbeaut_chan_start()
125 writel_relaxed(val, mc->reg_ch_base + M10V_XDDSA); in milbeaut_chan_start()
127 val = readl_relaxed(mc->reg_ch_base + M10V_XDSAC); in milbeaut_chan_start()
131 writel_relaxed(val, mc->reg_ch_base + M10V_XDSAC); in milbeaut_chan_start()
133 val = readl_relaxed(mc->reg_ch_base + M10V_XDDAC); in milbeaut_chan_start()
137 writel_relaxed(val, mc->reg_ch_base + M10V_XDDAC); in milbeaut_chan_start()
140 val = readl_relaxed(mc->reg_ch_base + M10V_XDDES); in milbeaut_chan_start()
218 val = readl(mc->reg_ch_base + M10V_XDDES); in milbeaut_xdmac_terminate_all()
[all …]
H A Duniphier-xdmac.c90 void __iomem *reg_ch_base; member
170 writel(val, xc->reg_ch_base + XDMAC_TFA); in uniphier_xdmac_chan_start()
184 writel(its, xc->reg_ch_base + XDMAC_ITS); in uniphier_xdmac_chan_start()
189 xc->reg_ch_base + XDMAC_IEN); in uniphier_xdmac_chan_start()
192 val = readl(xc->reg_ch_base + XDMAC_TSS); in uniphier_xdmac_chan_start()
194 writel(val, xc->reg_ch_base + XDMAC_TSS); in uniphier_xdmac_chan_start()
203 val = readl(xc->reg_ch_base + XDMAC_IEN); in uniphier_xdmac_chan_stop()
205 writel(val, xc->reg_ch_base + XDMAC_IEN); in uniphier_xdmac_chan_stop()
208 val = readl(xc->reg_ch_base + XDMAC_TSS); in uniphier_xdmac_chan_stop()
210 writel(0, xc->reg_ch_base + XDMAC_TSS); in uniphier_xdmac_chan_stop()
[all …]
H A Dmilbeaut-hdmac.c71 void __iomem *reg_ch_base; member
145 writel_relaxed(cb, mc->reg_ch_base + MLB_HDMAC_DMACB); in milbeaut_chan_start()
156 writel_relaxed(ca, mc->reg_ch_base + MLB_HDMAC_DMACA); in milbeaut_chan_start()
158 writel_relaxed(ca, mc->reg_ch_base + MLB_HDMAC_DMACA); in milbeaut_chan_start()
180 val = readl_relaxed(mc->reg_ch_base + MLB_HDMAC_DMACB); in milbeaut_hdmac_interrupt()
182 writel_relaxed(val, mc->reg_ch_base + MLB_HDMAC_DMACB); in milbeaut_hdmac_interrupt()
185 writel_relaxed(val, mc->reg_ch_base + MLB_HDMAC_DMACB); in milbeaut_hdmac_interrupt()
232 val = readl_relaxed(mc->reg_ch_base + MLB_HDMAC_DMACA); in milbeaut_hdmac_chan_pause()
234 writel_relaxed(val, mc->reg_ch_base + MLB_HDMAC_DMACA); in milbeaut_hdmac_chan_pause()
353 done = readl_relaxed(mc->reg_ch_base in milbeaut_hdmac_tx_status()
[all …]
H A Duniphier-mdmac.c63 void __iomem *reg_ch_base; member
130 writel(src_mode, mc->reg_ch_base + UNIPHIER_MDMAC_CH_SRC_MODE); in uniphier_mdmac_handle()
132 writel(src_addr, mc->reg_ch_base + UNIPHIER_MDMAC_CH_SRC_ADDR); in uniphier_mdmac_handle()
134 writel(chunk_size, mc->reg_ch_base + UNIPHIER_MDMAC_CH_SIZE); in uniphier_mdmac_handle()
137 writel(irq_flag, mc->reg_ch_base + UNIPHIER_MDMAC_CH_IRQ_REQ); in uniphier_mdmac_handle()
139 writel(irq_flag, mc->reg_ch_base + UNIPHIER_MDMAC_CH_IRQ_EN); in uniphier_mdmac_handle()
162 writel(irq_flag, mc->reg_ch_base + UNIPHIER_MDMAC_CH_IRQ_REQ); in uniphier_mdmac_abort()
184 irq_stat = readl(mc->reg_ch_base + UNIPHIER_MDMAC_CH_IRQ_DET); in uniphier_mdmac_interrupt()
196 writel(irq_stat, mc->reg_ch_base + UNIPHIER_MDMAC_CH_IRQ_REQ); in uniphier_mdmac_interrupt()
306 txstate->residue = readl(mc->reg_ch_base + in uniphier_mdmac_tx_status()
[all …]