Home
last modified time | relevance | path

Searched refs:regUVD_RB_BASE_LO (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/vcn/
H A Dvcn_2_6_0_offset.h1312 #define regUVD_RB_BASE_LO … macro
H A Dvcn_4_0_0_offset.h206 #define regUVD_RB_BASE_LO … macro
H A Dvcn_4_0_3_offset.h206 #define regUVD_RB_BASE_LO … macro
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvcn_v4_0_3.c818 WREG32_SOC15(VCN, vcn_inst, regUVD_RB_BASE_LO, in vcn_v4_0_3_start_dpg_mode()
1182 WREG32_SOC15(VCN, vcn_inst, regUVD_RB_BASE_LO, in vcn_v4_0_3_start()
H A Dvcn_v4_0.c1006 WREG32_SOC15(VCN, inst_idx, regUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v4_0_start_dpg_mode()
1189 WREG32_SOC15(VCN, i, regUVD_RB_BASE_LO, ring->gpu_addr); in vcn_v4_0_start()