Home
last modified time | relevance | path

Searched refs:regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX (Results 1 – 10 of 10) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h6251 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
H A Ddpcs_4_2_0_offset.h579 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
H A Ddpcs_4_2_2_offset.h586 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
H A Ddpcs_4_2_3_offset.h622 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h11794 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
H A Ddcn_3_1_5_offset.h11539 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
H A Ddcn_3_1_4_offset.h10903 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
H A Ddcn_3_2_1_offset.h10931 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
H A Ddcn_3_2_0_offset.h10924 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro
H A Ddcn_3_1_6_offset.h12022 #define regUNIPHYD_CHANNEL_XBAR_CNTL_BASE_IDX macro