Home
last modified time | relevance | path

Searched refs:regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7195 #define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX … macro
H A Ddpcs_4_2_0_offset.h113 #define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX … macro
H A Ddpcs_4_2_2_offset.h100 #define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX … macro
H A Ddpcs_4_2_3_offset.h117 #define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12448 #define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12313 #define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11561 #define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13044 #define regPWRSEQ1_PANEL_PWRSEQ_STATE_BASE_IDX … macro