Home
last modified time | relevance | path

Searched refs:regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7187 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX … macro
H A Ddpcs_4_2_0_offset.h105 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX … macro
H A Ddpcs_4_2_2_offset.h92 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX … macro
H A Ddpcs_4_2_3_offset.h109 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12440 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX … macro
H A Ddcn_3_1_5_offset.h12305 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX … macro
H A Ddcn_3_1_4_offset.h11553 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX … macro
H A Ddcn_3_1_6_offset.h13036 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL_BASE_IDX … macro