Home
last modified time | relevance | path

Searched refs:regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7186 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL macro
H A Ddpcs_4_2_0_offset.h104 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL macro
H A Ddpcs_4_2_2_offset.h91 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL macro
H A Ddpcs_4_2_3_offset.h108 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12439 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL macro
H A Ddcn_3_1_5_offset.h12304 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL macro
H A Ddcn_3_1_4_offset.h11552 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL macro
H A Ddcn_3_1_6_offset.h13035 #define regPWRSEQ1_DC_GPIO_PWRSEQ_CTRL macro