Home
last modified time | relevance | path

Searched refs:regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 (Results 1 – 8 of 8) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dpcs/
H A Ddpcs_3_1_4_offset.h7166 #define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 … macro
H A Ddpcs_4_2_0_offset.h84 #define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 … macro
H A Ddpcs_4_2_2_offset.h71 #define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 … macro
H A Ddpcs_4_2_3_offset.h88 #define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_1_2_offset.h12419 #define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 … macro
H A Ddcn_3_1_5_offset.h12284 #define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 … macro
H A Ddcn_3_1_4_offset.h11532 #define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 … macro
H A Ddcn_3_1_6_offset.h13015 #define regPWRSEQ0_PANEL_PWRSEQ_REF_DIV1 … macro