Searched refs:regIH_RB_CNTL_RING1 (Results 1 – 5 of 5) sorted by relevance
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/ |
H A D | ih_v6_1.c | 69 ih_regs->ih_rb_cntl = SOC15_REG_OFFSET(OSSSYS, 0, regIH_RB_CNTL_RING1); in ih_v6_1_init_register_offset() 99 ih_rb_cntl = RREG32_SOC15(OSSSYS, 0, regIH_RB_CNTL_RING1); in force_update_wptr_for_self_int() 112 WREG32_SOC15(OSSSYS, 0, regIH_RB_CNTL_RING1, ih_rb_cntl); in force_update_wptr_for_self_int()
|
H A D | ih_v6_0.c | 69 ih_regs->ih_rb_cntl = SOC15_REG_OFFSET(OSSSYS, 0, regIH_RB_CNTL_RING1); in ih_v6_0_init_register_offset() 99 ih_rb_cntl = RREG32_SOC15(OSSSYS, 0, regIH_RB_CNTL_RING1); in force_update_wptr_for_self_int() 112 WREG32_SOC15(OSSSYS, 0, regIH_RB_CNTL_RING1, ih_rb_cntl); in force_update_wptr_for_self_int()
|
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/oss/ |
H A D | osssys_6_0_0_offset.h | 130 #define regIH_RB_CNTL_RING1 … macro
|
H A D | osssys_4_4_2_offset.h | 130 #define regIH_RB_CNTL_RING1 … macro
|
H A D | osssys_6_1_0_offset.h | 130 #define regIH_RB_CNTL_RING1 … macro
|