Home
last modified time | relevance | path

Searched refs:regCP_HQD_PQ_CONTROL (Results 1 – 7 of 7) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dmes_v11_0.c853 WREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL, mqd->cp_hqd_pq_control); in mes_v11_0_queue_init_register()
H A Dgfx_v9_4_3.c1544 tmp = RREG32_SOC15(GC, GET_INST(GC, xcc_id), regCP_HQD_PQ_CONTROL); in gfx_v9_4_3_xcc_mqd_init()
1656 WREG32_SOC15_RLC(GC, GET_INST(GC, xcc_id), regCP_HQD_PQ_CONTROL, in gfx_v9_4_3_xcc_kiq_init_register()
H A Dgfx_v11_0.c3805 tmp = RREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL); in gfx_v11_0_compute_mqd_init()
3930 WREG32_SOC15(GC, 0, regCP_HQD_PQ_CONTROL, in gfx_v11_0_kiq_init_register()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/gc/
H A Dgc_9_4_3_offset.h3314 #define regCP_HQD_PQ_CONTROL … macro
H A Dgc_9_4_2_offset.h725 #define regCP_HQD_PQ_CONTROL … macro
H A Dgc_11_0_3_offset.h4856 #define regCP_HQD_PQ_CONTROL … macro
H A Dgc_11_0_0_offset.h4632 #define regCP_HQD_PQ_CONTROL … macro