Home
last modified time | relevance | path

Searched refs:qdev_prop_set_int32 (Results 1 – 23 of 23) sorted by relevance

/openbmc/qemu/hw/dma/
H A Di8257.c643 qdev_prop_set_int32(d, "base", 0x00); in type_init()
644 qdev_prop_set_int32(d, "page-base", 0x80); in type_init()
645 qdev_prop_set_int32(d, "pageh-base", high_page_enable ? 0x480 : -1); in type_init()
646 qdev_prop_set_int32(d, "dshift", 0); in type_init()
652 qdev_prop_set_int32(d, "base", 0xc0); in type_init()
653 qdev_prop_set_int32(d, "page-base", 0x88); in type_init()
654 qdev_prop_set_int32(d, "pageh-base", high_page_enable ? 0x488 : -1); in type_init()
655 qdev_prop_set_int32(d, "dshift", 1); in type_init()
H A Dpxa2xx_dma.c500 qdev_prop_set_int32(dev, "channels", PXA27X_DMA_NUM_CHANNELS); in pxa27x_dma_init()
514 qdev_prop_set_int32(dev, "channels", PXA27X_DMA_NUM_CHANNELS); in pxa255_dma_init()
/openbmc/qemu/hw/ppc/
H A Dsam460ex.c434 qdev_prop_set_int32(dev, "busnum", 0); in sam460ex_init()
435 qdev_prop_set_int32(dev, "dcrn-base", PCIE0_DCRN_BASE); in sam460ex_init()
440 qdev_prop_set_int32(dev, "busnum", 1); in sam460ex_init()
441 qdev_prop_set_int32(dev, "dcrn-base", PCIE1_DCRN_BASE); in sam460ex_init()
H A Dprep.c297 qdev_prop_set_int32(dev, "base_year", 1900); in ibm_40p_init()
H A Dppc405_boards.c493 qdev_prop_set_int32(dev, "base-year", 1968); in ref405ep_init()
/openbmc/qemu/hw/isa/
H A Dpiix.c342 qdev_prop_set_int32(DEVICE(&d->rtc), "base_year", 2000); in pci_piix_realize()
350 qdev_prop_set_int32(DEVICE(&d->ide), "addr", dev->devfn + 1); in pci_piix_realize()
358 qdev_prop_set_int32(DEVICE(&d->uhci), "addr", dev->devfn + 2); in pci_piix_realize()
367 qdev_prop_set_int32(DEVICE(&d->pm), "addr", dev->devfn + 3); in pci_piix_realize()
H A Dvt82c686.c738 qdev_prop_set_int32(DEVICE(&s->rtc), "base_year", 2000); in via_isa_realize()
756 qdev_prop_set_int32(DEVICE(&s->ide), "addr", d->devfn + 1); in via_isa_realize()
767 qdev_prop_set_int32(DEVICE(&s->uhci[i]), "addr", d->devfn + 2 + i); in via_isa_realize()
774 qdev_prop_set_int32(DEVICE(&s->pm), "addr", d->devfn + 4); in via_isa_realize()
780 qdev_prop_set_int32(DEVICE(&s->ac97), "addr", d->devfn + 5); in via_isa_realize()
786 qdev_prop_set_int32(DEVICE(&s->mc97), "addr", d->devfn + 6); in via_isa_realize()
H A Dlpc_ich9.c744 qdev_prop_set_int32(DEVICE(&lpc->rtc), "base_year", 2000); in ich9_lpc_realize()
/openbmc/qemu/hw/pci-host/
H A Dgpex.c190 qdev_prop_set_int32(DEVICE(root), "addr", PCI_DEVFN(0, 0)); in gpex_host_initfn()
H A Dxilinx-pcie.c155 qdev_prop_set_int32(DEVICE(root), "addr", PCI_DEVFN(0, 0)); in xilinx_pcie_host_init()
H A Ddesignware.c751 qdev_prop_set_int32(DEVICE(root), "addr", PCI_DEVFN(0, 0)); in designware_pcie_host_init()
H A Dq35.c214 qdev_prop_set_int32(DEVICE(&s->mch), "addr", PCI_DEVFN(0, 0)); in q35_host_initfn()
/openbmc/qemu/include/hw/
H A Dqdev-properties.h193 void qdev_prop_set_int32(DeviceState *dev, const char *name, int32_t value);
/openbmc/qemu/hw/arm/
H A Dpxa2xx_gpio.c271 qdev_prop_set_int32(dev, "lines", lines); in pxa2xx_gpio_init()
H A Dnseries.c185 qdev_prop_set_int32(s->nand, "shift", 1); in n8x0_nand_setup()
H A Domap2.c2451 qdev_prop_set_int32(s->gpio, "mpu_model", s->mpu_model); in omap2420_mpu_init()
H A Domap1.c4009 qdev_prop_set_int32(s->gpio, "mpu_model", s->mpu_model); in omap310_mpu_init()
/openbmc/qemu/hw/i386/
H A Dpc_piix.c292 qdev_prop_set_int32(DEVICE(x86ms->rtc), "base_year", 2000); in pc_init1()
/openbmc/qemu/hw/sparc64/
H A Dsun4u.c673 qdev_prop_set_int32(dev, "base-year", 1968); in sun4uv_init()
/openbmc/qemu/hw/rtc/
H A Dmc146818rtc.c949 qdev_prop_set_int32(dev, "base_year", base_year); in mc146818_rtc_init()
/openbmc/qemu/hw/core/
H A Dqdev-properties.c826 void qdev_prop_set_int32(DeviceState *dev, const char *name, int32_t value) in qdev_prop_set_int32() function
/openbmc/qemu/hw/sparc/
H A Dsun4m.c958 qdev_prop_set_int32(dev, "base-year", 1968); in sun4m_hw_init()
/openbmc/qemu/hw/pci/
H A Dpci.c2173 qdev_prop_set_int32(dev, "addr", devfn); in pci_new_internal()