Home
last modified time | relevance | path

Searched refs:prediv_value (Results 1 – 2 of 2) sorted by relevance

/openbmc/linux/drivers/clk/imx/
H A Dclk-composite-8m.c33 unsigned int prediv_value; in imx8m_clk_composite_divider_recalc_rate() local
37 prediv_value &= clk_div_mask(divider->width); in imx8m_clk_composite_divider_recalc_rate()
80 int prediv_value; in imx8m_clk_composite_divider_round_rate() local
84 &prediv_value, &div_value); in imx8m_clk_composite_divider_round_rate()
85 rate = DIV_ROUND_UP(*prate, prediv_value); in imx8m_clk_composite_divider_round_rate()
97 int prediv_value; in imx8m_clk_composite_divider_set_rate() local
103 &prediv_value, &div_value); in imx8m_clk_composite_divider_set_rate()
128 int prediv_value; in imx8m_divider_determine_rate() local
136 prediv_value = val >> divider->shift; in imx8m_divider_determine_rate()
137 prediv_value &= clk_div_mask(divider->width); in imx8m_divider_determine_rate()
[all …]
/openbmc/linux/drivers/phy/mediatek/
H A Dphy-mtk-hdmi-mt8195.c87 u8 prediv_value; in mtk_hdmi_pll_set_hw() local
183 prediv_value = ilog2(prediv); in mtk_hdmi_pll_set_hw()
185 mtk_phy_update_field(regs + HDMI_1_PLL_CFG_4, RG_HDMITXPLL_PREDIV, prediv_value); in mtk_hdmi_pll_set_hw()