| /openbmc/linux/drivers/net/ethernet/mediatek/ |
| H A D | mtk_ppe.c | 824 if (!ppe) in mtk_ppe_prepare_reset()
886 ppe = devm_kzalloc(dev, sizeof(*ppe), GFP_KERNEL); in mtk_ppe_init()
887 if (!ppe) in mtk_ppe_init()
896 ppe->eth = eth; in mtk_ppe_init()
897 ppe->dev = dev; in mtk_ppe_init()
934 return ppe; in mtk_ppe_init()
978 if (!ppe) in mtk_ppe_start()
982 ppe_w32(ppe, MTK_PPE_TB_BASE, ppe->foe_phys); in mtk_ppe_start()
1063 if (ppe->accounting && ppe->mib_phys) { in mtk_ppe_start()
1064 ppe_w32(ppe, MTK_PPE_MIB_TB_BASE, ppe->mib_phys); in mtk_ppe_start()
[all …]
|
| H A D | mtk_ppe.h | 349 void mtk_ppe_start(struct mtk_ppe *ppe);
350 int mtk_ppe_stop(struct mtk_ppe *ppe);
351 int mtk_ppe_prepare_reset(struct mtk_ppe *ppe);
356 mtk_ppe_check_skb(struct mtk_ppe *ppe, struct sk_buff *skb, u16 hash) in mtk_ppe_check_skb() argument
360 if (!ppe) in mtk_ppe_check_skb()
367 diff = now - ppe->foe_check_time[hash]; in mtk_ppe_check_skb()
371 ppe->foe_check_time[hash] = now; in mtk_ppe_check_skb()
372 __mtk_ppe_check_skb(ppe, skb, hash); in mtk_ppe_check_skb()
398 int mtk_foe_entry_commit(struct mtk_ppe *ppe, struct mtk_flow_entry *entry);
399 void mtk_foe_entry_clear(struct mtk_ppe *ppe, struct mtk_flow_entry *entry);
[all …]
|
| H A D | mtk_ppe_debugfs.c | 78 struct mtk_ppe *ppe = m->private; in mtk_ppe_debugfs_foe_show() local
82 struct mtk_foe_entry *entry = mtk_foe_get_entry(ppe, i); in mtk_ppe_debugfs_foe_show()
99 acct = mtk_foe_entry_get_mib(ppe, i, NULL); in mtk_ppe_debugfs_foe_show()
101 type = mtk_get_ib1_pkt_type(ppe->eth, entry->ib1); in mtk_ppe_debugfs_foe_show()
183 int mtk_ppe_debugfs_init(struct mtk_ppe *ppe, int index) in mtk_ppe_debugfs_init() argument
187 snprintf(ppe->dirname, sizeof(ppe->dirname), "ppe%d", index); in mtk_ppe_debugfs_init()
189 root = debugfs_create_dir(ppe->dirname, NULL); in mtk_ppe_debugfs_init()
190 debugfs_create_file("entries", S_IRUGO, root, ppe, &mtk_ppe_debugfs_foe_all_fops); in mtk_ppe_debugfs_init()
191 debugfs_create_file("bind", S_IRUGO, root, ppe, &mtk_ppe_debugfs_foe_bind_fops); in mtk_ppe_debugfs_init()
|
| H A D | mtk_ppe_offload.c | 460 err = mtk_foe_entry_commit(eth->ppe[entry->ppe_index], entry); in mtk_flow_offload_replace()
472 mtk_foe_entry_clear(eth->ppe[entry->ppe_index], entry); in mtk_flow_offload_replace()
490 mtk_foe_entry_clear(eth->ppe[entry->ppe_index], entry); in mtk_flow_offload_destroy()
512 idle = mtk_foe_entry_idle_time(eth->ppe[entry->ppe_index], entry); in mtk_flow_offload_stats()
516 mtk_foe_entry_get_mib(eth->ppe[entry->ppe_index], entry->hash, in mtk_flow_offload_stats()
|
| H A D | mtk_eth_soc.h | 1289 struct mtk_ppe *ppe[2]; member
1345 mtk_foe_get_entry(struct mtk_ppe *ppe, u16 hash) in mtk_foe_get_entry() argument
1347 const struct mtk_soc_data *soc = ppe->eth->soc; in mtk_foe_get_entry()
1349 return ppe->foe_table + hash * soc->foe_entry_size; in mtk_foe_get_entry()
|
| /openbmc/linux/Documentation/devicetree/bindings/net/ |
| H A D | hisilicon-hip04-net.txt | 10 phandle, specifies a reference to the syscon ppe node
22 * Ethernet ppe node:
28 - compatible: "hisilicon,hip04-ppe", "syscon".
60 ppe: ppe@28c0000 {
61 compatible = "hisilicon,hip04-ppe", "syscon";
70 port-handle = <&ppe 31 0 31>;
78 port-handle = <&ppe 0 1 0>;
87 port-handle = <&ppe 8 2 8>;
|
| H A D | hisilicon-hns-dsaf.txt | 23 - reg-names: may be ppe-base and(or) dsaf-base. It is used to find the
64 reg-names = "ppe-base", "dsaf-base";
|
| /openbmc/qemu/util/ |
| H A D | main-loop.c | 333 PollingEntry **ppe, *pe;
337 for(ppe = &first_polling_entry; *ppe != NULL; ppe = &(*ppe)->next);
338 *ppe = pe;
344 PollingEntry **ppe, *pe;
345 for(ppe = &first_polling_entry; *ppe != NULL; ppe = &(*ppe)->next) {
346 pe = *ppe;
348 *ppe = pe->next;
|
| /openbmc/linux/block/partitions/ |
| H A D | aix.c | 50 struct ppe { struct
64 struct ppe ppe[1016]; argument
232 struct ppe *p = pvd->ppe + i; in aix_partition()
|
| /openbmc/linux/arch/powerpc/platforms/cell/ |
| H A D | cbe_thermal.c | 272 static DEVICE_PREFIX_ATTR(ppe, throttle_end, 0600);
273 static DEVICE_PREFIX_ATTR(ppe, throttle_begin, 0600);
274 static DEVICE_PREFIX_ATTR(ppe, throttle_full_stop, 0600);
309 tpr.ppe = 0x1F0803; in init_default_values()
|
| /openbmc/linux/arch/mips/lantiq/ |
| H A D | clk.c | 30 unsigned long io, unsigned long ppe) in clkdev_add_static() argument
35 cpu_clk_generic[3].rate = ppe; in clkdev_add_static()
|
| H A D | clk.h | 73 unsigned long io, unsigned long ppe);
|
| /openbmc/linux/Documentation/devicetree/bindings/media/ |
| H A D | nvidia,tegra-vde.yaml | 36 - const: ppe
106 reg-names = "sxe", "bsev", "mbe", "ppe", "mce",
|
| /openbmc/linux/drivers/media/platform/nvidia/tegra-vde/ |
| H A D | vde.h | 99 void __iomem *ppe; member
218 if (vde->ppe == base) in tegra_vde_reg_base_name()
|
| H A D | vde.c | 251 vde->ppe = devm_platform_ioremap_resource_byname(pdev, "ppe"); in tegra_vde_probe()
252 if (IS_ERR(vde->ppe)) in tegra_vde_probe()
253 return PTR_ERR(vde->ppe); in tegra_vde_probe()
|
| H A D | h264.c | 286 tegra_vde_set_bits(vde, 0x000A, vde->ppe, 0x14); in tegra_vde_setup_hw_context()
287 tegra_vde_set_bits(vde, 0x000A, vde->ppe, 0x28); in tegra_vde_setup_hw_context()
|
| /openbmc/u-boot/include/linux/mtd/ |
| H A D | nand.h | 37 #define NAND_MEMORG(bpc, ps, os, ppe, epl, ppl, lpt, nt) \ argument
42 .pages_per_eraseblock = (ppe), \
|
| /openbmc/linux/arch/powerpc/include/asm/ |
| H A D | cell-regs.h | 49 u32 ppe; member
|
| /openbmc/linux/include/linux/mtd/ |
| H A D | nand.h | 41 #define NAND_MEMORG(bpc, ps, os, ppe, epl, mbb, ppl, lpt, nt) \ argument
46 .pages_per_eraseblock = (ppe), \
|
| /openbmc/linux/drivers/net/wireless/intel/iwlwifi/mvm/ |
| H A D | mac80211.c | 1965 static u8 iwl_mvm_he_get_ppe_val(u8 *ppe, u8 ppe_pos_bit) in iwl_mvm_he_get_ppe_val() argument
1973 return (ppe[byte_num] >> bit_num) & in iwl_mvm_he_get_ppe_val()
1984 res = (ppe[byte_num + 1] & in iwl_mvm_he_get_ppe_val()
1994 u8 ru_index_bitmap, u8 *ppe, u8 ppe_pos_bit, in iwl_mvm_parse_ppe() argument
2034 high_th = iwl_mvm_he_get_ppe_val(ppe, ppe_pos_bit); in iwl_mvm_parse_ppe()
2036 low_th = iwl_mvm_he_get_ppe_val(ppe, ppe_pos_bit); in iwl_mvm_parse_ppe()
2053 u8 *ppe = &link_sta->he_cap.ppe_thres[0]; in iwl_mvm_set_pkt_ext_from_he_ppe() local
2055 u8_get_bits(*ppe, in iwl_mvm_set_pkt_ext_from_he_ppe()
2161 u8 *ppe = &link_sta->eht_cap.eht_ppe_thres[0]; in iwl_mvm_set_sta_pkt_ext() local
2163 u16_get_bits(*ppe, in iwl_mvm_set_sta_pkt_ext()
[all …]
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn20/ |
| H A D | display_rq_dlg_calc_20v2.c | 696 unsigned int ppe = mode_422 ? 2 : 1; in get_surf_rq_param() local
700 vp_width = pipe_src_param->viewport_width_c / ppe; in get_surf_rq_param()
705 vp_width = pipe_src_param->viewport_width / ppe; in get_surf_rq_param()
|
| H A D | display_rq_dlg_calc_20.c | 696 unsigned int ppe = mode_422 ? 2 : 1; in get_surf_rq_param() local
700 vp_width = pipe_src_param->viewport_width_c / ppe; in get_surf_rq_param()
705 vp_width = pipe_src_param->viewport_width / ppe; in get_surf_rq_param()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/ |
| H A D | dml1_display_rq_dlg_calc.c | 567 unsigned int ppe = mode_422 ? 2 : 1; in get_surf_rq_param() local
625 vp_width = pipe_src_param->viewport_width_c / ppe; in get_surf_rq_param()
630 vp_width = pipe_src_param->viewport_width / ppe; in get_surf_rq_param()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn30/ |
| H A D | display_rq_dlg_calc_30.c | 669 unsigned int ppe = mode_422 ? 2 : 1; in get_surf_rq_param() local
673 vp_width = pipe_param->src.viewport_width_c / ppe; in get_surf_rq_param()
679 vp_width = pipe_param->src.viewport_width / ppe; in get_surf_rq_param()
|
| /openbmc/linux/drivers/gpu/drm/amd/display/dc/dml/dcn21/ |
| H A D | display_rq_dlg_calc_21.c | 705 unsigned int ppe = mode_422 ? 2 : 1; in get_surf_rq_param() local
709 vp_width = pipe_param->src.viewport_width_c / ppe; in get_surf_rq_param()
714 vp_width = pipe_param->src.viewport_width / ppe; in get_surf_rq_param()
|