Home
last modified time | relevance | path

Searched refs:pll_a (Results 1 – 25 of 38) sorted by relevance

12

/openbmc/linux/drivers/gpu/drm/i915/display/
H A Ddvo_ns2501.c210 u8 pll_a; /* PLL configuration, register A, 1B */ member
237 .pll_a = 17,
257 .pll_a = 25,
276 .pll_a = 11,
614 ns2501_writeb(dvo, NS2501_REG1B, conf->pll_a); in ns2501_mode_set()
/openbmc/linux/arch/arm/boot/dts/nvidia/
H A Dtegra20-plutux.dts60 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-tec.dts69 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-medcom-wide.dts95 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-trimslice.dts475 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra114-asus-tf701t.dts753 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-cardhu.dtsi671 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-paz00.dts689 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-ventana.dts722 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-nyan.dtsi796 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-harmony.dts761 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-colibri.dtsi776 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-seaboard.dts920 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-colibri.dtsi1057 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-venice2.dts1248 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-asus-tf101.dts1205 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra114-dalmore.dts1281 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-apalis-v1.1.dtsi1196 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra30-apalis.dtsi1179 clock-names = "pll_a", "pll_a_out0", "mclk";
/openbmc/u-boot/doc/device-tree-bindings/clock/
H A Dnvidia,tegra20-car.txt143 112 pll_a
/openbmc/u-boot/arch/arm/dts/
H A Dtegra20-paz00.dts634 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra124-nyan.dtsi707 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-ventana.dts727 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-harmony.dts812 clock-names = "pll_a", "pll_a_out0", "mclk";
H A Dtegra20-seaboard.dts982 clock-names = "pll_a", "pll_a_out0", "mclk";

12