Home
last modified time | relevance | path

Searched refs:phyclk (Results 1 – 12 of 12) sorted by relevance

/openbmc/u-boot/drivers/usb/gadget/
H A Ddwc2_udc_otg_phy.c62 writel((readl(&phy->phyclk) & ~(EXYNOS4X12_ID_PULLUP0 | in otg_phy_init()
64 &phy->phyclk); /* PLL 24Mhz */ in otg_phy_init()
66 writel((readl(&phy->phyclk) & ~(ID_PULLUP0 | COMMON_ON_N0)) | in otg_phy_init()
67 CLK_SEL_24MHZ, &phy->phyclk); /* PLL 24Mhz */ in otg_phy_init()
94 writel((readl(&phy->phyclk) & ~(ID_PULLUP0 | COMMON_ON_N0)), in otg_phy_off()
95 &phy->phyclk); in otg_phy_off()
H A Ddwc2_udc_otg_regs.h16 u32 phyclk; member
/openbmc/u-boot/drivers/usb/host/
H A Ddwc2.c77 uint32_t phyclk; in init_fslspclksel() local
80 phyclk = DWC2_HCFG_FSLSPCLKSEL_48_MHZ; /* Full speed PHY */ in init_fslspclksel()
83 phyclk = DWC2_HCFG_FSLSPCLKSEL_30_60_MHZ; in init_fslspclksel()
94 phyclk = DWC2_HCFG_FSLSPCLKSEL_48_MHZ; /* Full speed PHY */ in init_fslspclksel()
99 phyclk << DWC2_HCFG_FSLSPCLKSEL_OFFSET); in init_fslspclksel()
/openbmc/u-boot/arch/arm/dts/
H A Drk3188.dtsi142 clock-names = "phyclk";
150 clock-names = "phyclk";
H A Dstih407-pinctrl.dtsi221 phyclk = <&pio2 3 ALT4 OUT NICLK 1250 CLK_B>;
263 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
284 phyclk = <&pio2 3 ALT1 OUT NICLK 0 CLK_A>;
290 phyclk = <&pio2 3 ALT2 IN NICLK 0 CLK_A>;
H A Dstih407-clock.dtsi192 "clk-eth-ref-phyclk",
H A Dstih410-clock.dtsi199 "clk-eth-ref-phyclk",
H A Drk3288.dtsi953 clock-names = "phyclk";
960 clock-names = "phyclk";
967 clock-names = "phyclk";
H A Drv1108.dtsi133 clock-names = "phyclk";
H A Drk3128.dtsi385 clock-names = "phyclk";
H A Dstm32mp157c.dtsi723 clock-names = "phyclk";
H A Drk3399.dtsi1328 clock-names = "phyclk";
1355 clock-names = "phyclk";