Home
last modified time | relevance | path

Searched refs:opc2 (Results 1 – 25 of 26) sorted by relevance

12

/openbmc/qemu/target/ppc/translate/
H A Dvmx-ops.c.inc1 #define GEN_VXFORM(name, opc2, opc3) \
2 GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_ALTIVEC)
4 #define GEN_VXFORM_207(name, opc2, opc3) \
5 GEN_HANDLER_E(name, 0x04, opc2, opc3, 0x00000000, PPC_NONE, PPC2_ALTIVEC_207)
7 #define GEN_VXFORM_300(name, opc2, opc3) \
8 GEN_HANDLER_E(name, 0x04, opc2, opc3, 0x00000000, PPC_NONE, PPC2_ISA300)
10 #define GEN_VXFORM_300_EXT(name, opc2, opc3, inval) \
11 GEN_HANDLER_E(name, 0x04, opc2, opc3, inval, PPC_NONE, PPC2_ISA300)
13 #define GEN_VXFORM_300_EO(name, opc2, opc3, opc4) \
14 GEN_HANDLER_E_2(name, 0x04, opc2, opc3, opc4, 0x00000000, PPC_NONE, \
[all …]
H A Dvsx-ops.c.inc12 #define GEN_XX1FORM(name, opc2, opc3, fl2) \
13 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 0, opc3, 0, PPC_NONE, fl2), \
14 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 1, opc3, 0, PPC_NONE, fl2)
16 #define GEN_XX2FORM(name, opc2, opc3, fl2) \
17 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 0, opc3, 0, PPC_NONE, fl2), \
18 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 1, opc3, 0, PPC_NONE, fl2)
20 #define GEN_XX2FORM_EXT(name, opc2, opc3, fl2) \
21 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 0, opc3, 0x00100000, PPC_NONE, fl2), \
22 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 1, opc3, 0x00100000, PPC_NONE, fl2)
24 #define GEN_XX2FORM_EO(name, opc2, opc3, opc4, fl2) \
[all …]
H A Dspe-ops.c.inc6 #define GEN_SPE(name0, name1, opc2, opc3, inval0, inval1, type) \
7 GEN_OPCODE_DUAL(name0##_##name1, 0x04, opc2, opc3, inval0, inval1, type, PPC_NONE)
85 #define GEN_SPEOP_LDST(name, opc2, sh) \
86 GEN_HANDLER(name, 0x04, opc2, 0x0C, 0x00000000, PPC_SPE)
H A Dfp-ops.c.inc27 #define GEN_STXF(name, stop, opc2, opc3, type) \
28 GEN_HANDLER(name##x, 0x1F, opc2, opc3, 0x00000001, type),
H A Dvmx-impl.c.inc201 #define GEN_VXFORM_V(name, vece, tcg_op, opc2, opc3) \
216 #define GEN_VXFORM(name, opc2, opc3) \
230 #define GEN_VXFORM_TRANS(name, opc2, opc3) \
240 #define GEN_VXFORM_ENV(name, opc2, opc3) \
254 #define GEN_VXFORM3(name, opc2, opc3) \
329 #define GEN_VXFORM_HETRO(name, opc2, opc3) \
1093 #define GEN_VXRFORM1(opname, name, str, opc2, opc3) \
1107 #define GEN_VXRFORM(name, opc2, opc3) \
1108 GEN_VXRFORM1(name, name, #name, opc2, opc3) \
1109 GEN_VXRFORM1(name##_dot, name##_, #name ".", opc2, (opc3 | (0x1 << 4)))
[all …]
H A Dspe-impl.c.inc42 #define GEN_SPE(name0, name1, opc2, opc3, inval0, inval1, type) \
765 #define GEN_SPEOP_LDST(name, opc2, sh) \
H A Dfp-impl.c.inc855 #define GEN_STXF(name, stop, opc2, opc3, type) \
/openbmc/qemu/target/arm/tcg/
H A Dtlb-insns.c514 .opc1 = CP_ANY, .opc2 = 0, .access = PL1_W, .writefn = tlbiall_write,
517 .opc1 = CP_ANY, .opc2 = 1, .access = PL1_W, .writefn = tlbimva_write,
520 .opc1 = CP_ANY, .opc2 = 2, .access = PL1_W, .writefn = tlbiasid_write,
523 .opc1 = CP_ANY, .opc2 = 3, .access = PL1_W, .writefn = tlbimvaa_write,
529 { .name = "ITLBIALL", .cp = 15, .opc1 = 0, .crn = 8, .crm = 5, .opc2 = 0,
532 { .name = "ITLBIMVA", .cp = 15, .opc1 = 0, .crn = 8, .crm = 5, .opc2 = 1,
535 { .name = "ITLBIASID", .cp = 15, .opc1 = 0, .crn = 8, .crm = 5, .opc2 = 2,
539 { .name = "DTLBIALL", .cp = 15, .opc1 = 0, .crn = 8, .crm = 6, .opc2 = 0,
542 { .name = "DTLBIMVA", .cp = 15, .opc1 = 0, .crn = 8, .crm = 6, .opc2 = 1,
545 { .name = "DTLBIASID", .cp = 15, .opc1 = 0, .crn = 8, .crm = 6, .opc2 = 2,
[all …]
H A Dcpregs-at.c201 MMUAccessType access_type = ri->opc2 & 1 ? MMU_DATA_STORE : MMU_DATA_LOAD; in ats_write()
207 switch (ri->opc2 & 6) { in ats_write()
271 MMUAccessType access_type = ri->opc2 & 1 ? MMU_DATA_STORE : MMU_DATA_LOAD; in ats1h_write()
319 MMUAccessType access_type = ri->opc2 & 1 ? MMU_DATA_STORE : MMU_DATA_LOAD; in ats_write64()
326 switch (ri->opc2 & 6) { in ats_write64()
368 if (ri->opc2 & 4) { in ats_access()
390 { .name = "ATS", .cp = 15, .crn = 7, .crm = 8, .opc1 = 0, .opc2 = CP_ANY,
398 .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 0,
403 .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 1,
408 .opc0 = 1, .opc1 = 0, .crn = 7, .crm = 8, .opc2 = 2,
[all …]
H A Dcpu64.c483 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 7, .opc2 = 0,
488 .opc0 = 3, .opc1 = 4, .crn = 15, .crm = 7, .opc2 = 0,
491 .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 7, .opc2 = 0,
494 .opc0 = 3, .opc1 = 5, .crn = 15, .crm = 7, .opc2 = 0,
497 .opc0 = 3, .opc1 = 4, .crn = 15, .crm = 7, .opc2 = 1,
500 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 0,
504 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 1,
508 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 2,
516 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 0, .opc2 = 0,
519 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 4,
[all …]
H A Dcpu32.c192 .name = "IFAR", .cp = 15, .crn = 6, .crm = 0, .opc1 = 0, .opc2 = 1, in arm1026_initfn()
336 { .name = "L2LOCKDOWN", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 0,
338 { .name = "L2AUXCR", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 2,
388 { .name = "A9_PWRCTL", .cp = 15, .crn = 15, .crm = 0, .opc1 = 0, .opc2 = 0,
391 { .name = "A9_DIAG", .cp = 15, .crn = 15, .crm = 0, .opc1 = 0, .opc2 = 1,
394 { .name = "A9_PWRDIAG", .cp = 15, .crn = 15, .crm = 0, .opc1 = 0, .opc2 = 2,
397 { .name = "NEONBUSY", .cp = 15, .crn = 15, .crm = 1, .opc1 = 0, .opc2 = 0,
400 { .name = "TLB_LOCKR", .cp = 15, .crn = 15, .crm = 4, .opc1 = 5, .opc2 = 2,
402 { .name = "TLB_LOCKW", .cp = 15, .crn = 15, .crm = 4, .opc1 = 5, .opc2 = 4,
404 { .name = "TLB_VA", .cp = 15, .crn = 15, .crm = 5, .opc1 = 5, .opc2 = 2,
[all …]
H A Da32.decode50 &mcr cp opc1 crn crm opc2 rt
546 @mcr ---- .... opc1:3 . crn:4 rt:4 cp:4 opc2:3 . crm:4 &mcr
H A Dt32.decode48 &mcr !extern cp opc1 crn crm opc2 rt
707 @mcr .... .... opc1:3 . crn:4 rt:4 cp:4 opc2:3 . crm:4
H A Dtranslate.c2923 int opc1, int crn, int crm, int opc2, in do_coproc_insn() argument
2926 uint32_t key = ENCODE_CP_REG(cpnum, is64, s->ns, crn, crm, opc1, opc2); in do_coproc_insn()
2947 syndrome = syn_cp14_rt_trap(1, 0xe, opc1, opc2, crn, crm, in do_coproc_insn()
2956 syndrome = syn_cp15_rt_trap(1, 0xe, opc1, opc2, crn, crm, in do_coproc_insn()
3038 crm, opc2, s->ns ? "non-secure" : "secure"); in do_coproc_insn()
3592 do_coproc_insn(s, a->cp, false, a->opc1, a->crn, a->crm, a->opc2, in trans_MCR()
3602 do_coproc_insn(s, a->cp, false, a->opc1, a->crn, a->crm, a->opc2, in trans_MRC()
H A Dneon-dp.decode420 # 1111 001 11 D 11 size:2 opc1:2 Vd:4 0 opc2:4 q:1 M 0 Vm:4
/openbmc/qemu/target/arm/
H A Dhelper.c417 .cp = 15, .opc1 = 0, .crn = 13, .crm = 0, .opc2 = 0,
422 .cp = 15, .opc1 = 0, .crn = 13, .crm = 0, .opc2 = 0,
434 .opc0 = 3, .opc1 = 0, .crn = 13, .crm = 0, .opc2 = 1,
442 .cp = 15, .opc1 = 0, .crn = 13, .crm = 0, .opc2 = 1,
456 .cp = 15, .opc1 = CP_ANY, .crn = 3, .crm = CP_ANY, .opc2 = CP_ANY,
466 .opc1 = CP_ANY, .opc2 = CP_ANY, .access = PL1_RW, .type = ARM_CP_NOP },
468 .opc1 = CP_ANY, .opc2 = CP_ANY, .access = PL1_RW, .type = ARM_CP_NOP },
470 .opc1 = CP_ANY, .opc2 = CP_ANY, .access = PL1_RW, .type = ARM_CP_NOP },
472 .opc1 = CP_ANY, .opc2 = CP_ANY, .access = PL1_RW, .type = ARM_CP_NOP },
475 .opc1 = 0, .opc2 = CP_ANY, .access = PL1_W,
[all …]
H A Dcortex-regs.c31 .opc0 = 3, .opc1 = 1, .crn = 11, .crm = 0, .opc2 = 2,
35 .cp = 15, .opc1 = 1, .crn = 9, .crm = 0, .opc2 = 2,
39 .opc0 = 3, .opc1 = 1, .crn = 11, .crm = 0, .opc2 = 3,
42 .cp = 15, .opc1 = 1, .crn = 9, .crm = 0, .opc2 = 3,
45 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 0, .opc2 = 0,
48 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 2, .opc2 = 0,
54 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 2, .opc2 = 1,
60 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 2, .opc2 = 2,
66 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 2, .opc2 = 3,
H A Dcpregs-pmu.c859 uint8_t counter = ((ri->crm & 3) << 3) | (ri->opc2 & 7); in pmevtyper_writefn()
866 uint8_t counter = ((ri->crm & 3) << 3) | (ri->opc2 & 7); in pmevtyper_rawwrite()
888 uint8_t counter = ((ri->crm & 3) << 3) | (ri->opc2 & 7); in pmevtyper_readfn()
946 uint8_t counter = ((ri->crm & 3) << 3) | (ri->opc2 & 7); in pmevcntr_writefn()
952 uint8_t counter = ((ri->crm & 3) << 3) | (ri->opc2 & 7); in pmevcntr_readfn()
959 uint8_t counter = ((ri->crm & 3) << 3) | (ri->opc2 & 7); in pmevcntr_rawwrite()
967 uint8_t counter = ((ri->crm & 3) << 3) | (ri->opc2 & 7); in pmevcntr_rawread()
1023 { .name = "PMCNTENSET", .cp = 15, .crn = 9, .crm = 12, .opc1 = 0, .opc2 = 1,
1031 .opc0 = 3, .opc1 = 3, .crn = 9, .crm = 12, .opc2 = 1,
1036 { .name = "PMCNTENCLR", .cp = 15, .crn = 9, .crm = 12, .opc1 = 0, .opc2 = 2,
[all …]
H A Ddebug_helper.c958 { .name = "DBGDRAR", .cp = 14, .crn = 1, .crm = 0, .opc1 = 0, .opc2 = 0,
962 .opc0 = 2, .opc1 = 0, .crn = 1, .crm = 0, .opc2 = 0,
965 { .name = "DBGDSAR", .cp = 14, .crn = 2, .crm = 0, .opc1 = 0, .opc2 = 0,
970 .cp = 14, .opc0 = 2, .opc1 = 0, .crn = 0, .crm = 2, .opc2 = 2,
981 .opc0 = 2, .opc1 = 3, .crn = 0, .crm = 1, .opc2 = 0,
991 .opc0 = 2, .opc1 = 0, .crn = 0, .crm = 0, .opc2 = 2,
995 .opc0 = 2, .opc1 = 0, .crn = 0, .crm = 3, .opc2 = 2,
1000 .opc0 = 2, .opc1 = 3, .crn = 0, .crm = 5, .opc2 = 0,
1004 .opc1 = 0, .crn = 0, .crm = 5, .opc2 = 0,
1009 .opc0 = 2, .opc1 = 3, .crn = 0, .crm = 4, .opc2 = 0,
[all …]
H A Dsyndrome.h172 static inline uint32_t syn_cp14_rt_trap(int cv, int cond, int opc1, int opc2, in syn_cp14_rt_trap() argument
178 | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14) in syn_cp14_rt_trap()
182 static inline uint32_t syn_cp15_rt_trap(int cv, int cond, int opc1, int opc2, in syn_cp15_rt_trap() argument
188 | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14) in syn_cp15_rt_trap()
H A Dcpregs.h180 #define ENCODE_CP_REG(cp, is64, ns, crn, crm, opc1, opc2) \ argument
182 ((crn) << 11) | ((crm) << 7) | ((opc1) << 3) | (opc2))
888 uint8_t opc2; member
1104 uint8_t opc2, in arm_cpreg_encoding_in_idspace() argument
1118 arm_cpreg_encoding_in_idspace(ri->opc0, ri->opc1, ri->opc2, in arm_cpreg_in_idspace()
/openbmc/qemu/hw/intc/
H A Darm_gicv3_cpuif.c563 int regno = ri->opc2 & 3; in icv_ap_read()
575 int regno = ri->opc2 & 3; in icv_ap_write()
666 enbit = ri->opc2 & 1 ? ICH_VMCR_EL2_VENG1_SHIFT : ICH_VMCR_EL2_VENG0_SHIFT; in icv_igrpen_read()
669 trace_gicv3_icv_igrpen_read(ri->opc2 & 1 ? 1 : 0, in icv_igrpen_read()
680 trace_gicv3_icv_igrpen_write(ri->opc2 & 1 ? 1 : 0, in icv_igrpen_write()
683 enbit = ri->opc2 & 1 ? ICH_VMCR_EL2_VENG1_SHIFT : ICH_VMCR_EL2_VENG0_SHIFT; in icv_igrpen_write()
1832 int regno = ri->opc2 & 3; in icc_ap_read()
1854 int regno = ri->opc2 & 3; in icc_ap_write()
2103 int grp = ri->opc2 & 1 ? GICV3_G1 : GICV3_G0; in icc_igrpen_read()
2115 trace_gicv3_icc_igrpen_read(ri->opc2 & 1 ? 1 : 0, in icc_igrpen_read()
[all …]
H A Darm_gicv3_kvm.c734 .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 12, .opc2 = 4,
/openbmc/qemu/target/ppc/
H A Dtranslate.c1461 #define GEN_HANDLER(name, opc1, opc2, opc3, inval, type) \ argument
1462 GEN_OPCODE(name, opc1, opc2, opc3, inval, type, PPC_NONE)
1464 #define GEN_HANDLER_E(name, opc1, opc2, opc3, inval, type, type2) \ argument
1465 GEN_OPCODE(name, opc1, opc2, opc3, inval, type, type2)
1467 #define GEN_HANDLER2(name, onam, opc1, opc2, opc3, inval, type) \ argument
1468 GEN_OPCODE2(name, onam, opc1, opc2, opc3, inval, type, PPC_NONE)
1470 #define GEN_HANDLER2_E(name, onam, opc1, opc2, opc3, inval, type, type2) \ argument
1471 GEN_OPCODE2(name, onam, opc1, opc2, opc3, inval, type, type2)
1473 #define GEN_HANDLER_E_2(name, opc1, opc2, opc3, opc4, inval, type, type2) \ argument
1474 GEN_OPCODE3(name, opc1, opc2, opc3, opc4, inval, type, type2)
[all …]
H A Dinternal.h101 EXTRACT_HELPER(opc2, 1, 5);

12