/openbmc/qemu/target/ppc/translate/ |
H A D | vmx-ops.c.inc | 1 #define GEN_VR_LDX(name, opc2, opc3) \ 2 GEN_HANDLER(name, 0x1F, opc2, opc3, 0x00000001, PPC_ALTIVEC) 4 GEN_HANDLER(st##name, 0x1F, opc2, opc3, 0x00000001, PPC_ALTIVEC) 6 GEN_HANDLER(lve##name, 0x1F, opc2, opc3, 0x00000001, PPC_ALTIVEC) 8 GEN_HANDLER(stve##name, 0x1F, opc2, opc3, 0x00000001, PPC_ALTIVEC) 21 GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_ALTIVEC) 23 #define GEN_VX_LOGICAL_207(name, tcg_op, opc2, opc3) \ 36 GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_ALTIVEC) 38 #define GEN_VXFORM_207(name, opc2, opc3) \ 54 #define GEN_VXFORM_DUAL(name0, name1, opc2, opc3, type0, type1) \ [all …]
|
H A D | vsx-ops.c.inc | 45 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 1, opc3, 0, PPC_NONE, fl2) 49 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 1, opc3, 0, PPC_NONE, fl2) 63 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 3, opc3, 0, PPC_NONE, fl2) 75 GEN_HANDLER2_E(name, #name, 0x3C, opc2 | 3, opc3, 1, PPC_NONE, fl2) 87 #define GEN_XX3FORM_DM(name, opc2, opc3) \ 105 #define GEN_VSX_XFORM_300(name, opc2, opc3, inval) \ 106 GEN_HANDLER_E(name, 0x3F, opc2, opc3, inval, PPC_NONE, PPC2_ISA300) 111 #define GEN_VSX_Z23FORM_300(name, opc2, opc3, opc4, inval) \ 119 GEN_VSX_XFORM_300_EO(name, opc2, opc3 | 0x18, opc4 | 0x1, inval) 288 #define VSX_LOGICAL(name, opc2, opc3, fl2) \ [all …]
|
H A D | spe-ops.c.inc | 6 #define GEN_SPE(name0, name1, opc2, opc3, inval0, inval1, type) \ 7 GEN_OPCODE_DUAL(name0##_##name1, 0x04, opc2, opc3, inval0, inval1, type, PPC_NONE) 85 #define GEN_SPEOP_LDST(name, opc2, sh) \ 86 GEN_HANDLER(name, 0x04, opc2, 0x0C, 0x00000000, PPC_SPE)
|
H A D | fp-ops.c.inc | 57 #define GEN_STXF(name, stop, opc2, opc3, type) \ 58 GEN_HANDLER(name##x, 0x1F, opc2, opc3, 0x00000001, type),
|
H A D | vmx-impl.c.inc | 17 #define GEN_VR_LDX(name, opc2, opc3) \ 83 #define GEN_VR_LVE(name, opc2, opc3, size) \ 102 #define GEN_VR_STVE(name, opc2, opc3, size) \ 230 #define GEN_VXFORM_V(name, vece, tcg_op, opc2, opc3) \ 255 #define GEN_VXFORM(name, opc2, opc3) \ 269 #define GEN_VXFORM_TRANS(name, opc2, opc3) \ 279 #define GEN_VXFORM_ENV(name, opc2, opc3) \ 1180 #define GEN_VXRFORM(name, opc2, opc3) \ 1181 GEN_VXRFORM1(name, name, #name, opc2, opc3) \ 1450 #define GEN_VXFORM_VSPLTI(name, vece, opc2, opc3) \ [all …]
|
H A D | spe-impl.c.inc | 42 #define GEN_SPE(name0, name1, opc2, opc3, inval0, inval1, type) \ 765 #define GEN_SPEOP_LDST(name, opc2, sh) \
|
H A D | fp-impl.c.inc | 915 #define GEN_STXF(name, stop, opc2, opc3, type) \
|
/openbmc/qemu/target/arm/ |
H A D | helper.c | 3377 if (ri->opc2 & 4) { in ats_access() 9137 .cp = 15, .opc1 = opc1, .crn = 6, .crm = crm, .opc2 = opc2, in register_cp_regs_for_features() 9149 .cp = 15, .opc1 = opc1, .crn = 6, .crm = crm, .opc2 = opc2, in register_cp_regs_for_features() 9168 .cp = 15, .opc1 = opc1, .crn = 6, .crm = crm, .opc2 = opc2, in register_cp_regs_for_features() 9180 .cp = 15, .opc1 = opc1, .crn = 6, .crm = crm, .opc2 = opc2, in register_cp_regs_for_features() 9586 r2->opc2 = opc2; in add_cpreg_to_hashtable() 9679 ((r->opc2 == CP_ANY) && opc2 != 0)) { in add_cpreg_to_hashtable() 9723 int crm, opc1, opc2; in define_one_arm_cp_reg_with_opaque() local 9728 int opc2min = (r->opc2 == CP_ANY) ? 0 : r->opc2; in define_one_arm_cp_reg_with_opaque() 9729 int opc2max = (r->opc2 == CP_ANY) ? 7 : r->opc2; in define_one_arm_cp_reg_with_opaque() [all …]
|
H A D | cortex-regs.c | 31 .opc0 = 3, .opc1 = 1, .crn = 11, .crm = 0, .opc2 = 2, 35 .cp = 15, .opc1 = 1, .crn = 9, .crm = 0, .opc2 = 2, 39 .opc0 = 3, .opc1 = 1, .crn = 11, .crm = 0, .opc2 = 3, 42 .cp = 15, .opc1 = 1, .crn = 9, .crm = 0, .opc2 = 3, 45 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 0, .opc2 = 0, 48 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 2, .opc2 = 0, 54 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 2, .opc2 = 1, 60 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 2, .opc2 = 2, 66 .opc0 = 3, .opc1 = 1, .crn = 15, .crm = 2, .opc2 = 3,
|
H A D | debug_helper.c | 942 .opc0 = 2, .opc1 = 0, .crn = 1, .crm = 0, .opc2 = 0, 960 .opc0 = 2, .opc1 = 3, .crn = 0, .crm = 1, .opc2 = 0, 970 .opc0 = 2, .opc1 = 0, .crn = 0, .crm = 0, .opc2 = 2, 974 .opc0 = 2, .opc1 = 0, .crn = 0, .crm = 3, .opc2 = 2, 979 .opc0 = 2, .opc1 = 3, .crn = 0, .crm = 5, .opc2 = 0, 988 .opc0 = 2, .opc1 = 0, .crn = 0, .crm = 6, .opc2 = 2, 998 .cp = 14, .opc1 = 0, .crn = 0, .crm = 1, .opc2 = 0, 1026 .cp = 14, .opc1 = 0, .crn = 0, .crm = 7, .opc2 = 0, 1034 .opc0 = 2, .opc1 = 4, .crn = 0, .crm = 7, .opc2 = 0, 1160 .opc1 = 0, .opc2 = 0, in define_debug_regs() [all …]
|
H A D | syndrome.h | 168 static inline uint32_t syn_cp14_rt_trap(int cv, int cond, int opc1, int opc2, in syn_cp14_rt_trap() argument 174 | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14) in syn_cp14_rt_trap() 178 static inline uint32_t syn_cp15_rt_trap(int cv, int cond, int opc1, int opc2, in syn_cp15_rt_trap() argument 184 | (cv << 24) | (cond << 20) | (opc2 << 17) | (opc1 << 14) in syn_cp15_rt_trap()
|
H A D | cpregs.h | 163 #define ENCODE_CP_REG(cp, is64, ns, crn, crm, opc1, opc2) \ argument 165 ((crn) << 11) | ((crm) << 7) | ((opc1) << 3) | (opc2)) 851 uint8_t opc2; member 1056 uint8_t opc2, in arm_cpreg_encoding_in_idspace() argument 1070 arm_cpreg_encoding_in_idspace(ri->opc0, ri->opc1, ri->opc2, in arm_cpreg_in_idspace()
|
/openbmc/qemu/target/arm/tcg/ |
H A D | cpu64.c | 487 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 7, .opc2 = 0, 492 .opc0 = 3, .opc1 = 4, .crn = 15, .crm = 7, .opc2 = 0, 495 .opc0 = 3, .opc1 = 6, .crn = 15, .crm = 7, .opc2 = 0, 498 .opc0 = 3, .opc1 = 5, .crn = 15, .crm = 7, .opc2 = 0, 501 .opc0 = 3, .opc1 = 4, .crn = 15, .crm = 7, .opc2 = 1, 504 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 0, 508 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 1, 512 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 2, 520 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 0, .opc2 = 0, 523 .opc0 = 3, .opc1 = 0, .crn = 15, .crm = 1, .opc2 = 4, [all …]
|
H A D | cpu32.c | 198 .name = "IFAR", .cp = 15, .crn = 6, .crm = 0, .opc1 = 0, .opc2 = 1, in arm1026_initfn() 340 { .name = "L2AUXCR", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 2, 392 { .name = "A9_DIAG", .cp = 15, .crn = 15, .crm = 0, .opc1 = 0, .opc2 = 1, 398 { .name = "NEONBUSY", .cp = 15, .crn = 15, .crm = 1, .opc1 = 0, .opc2 = 0, 405 { .name = "TLB_VA", .cp = 15, .crn = 15, .crm = 5, .opc1 = 5, .opc2 = 2, 407 { .name = "TLB_PA", .cp = 15, .crn = 15, .crm = 6, .opc1 = 5, .opc2 = 2, 472 { .name = "L2CTLR", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 2, 476 { .name = "L2ECTLR", .cp = 15, .crn = 9, .crm = 0, .opc1 = 1, .opc2 = 3, 765 { .name = "ATCM", .cp = 15, .opc1 = 0, .crn = 9, .crm = 1, .opc2 = 0, 767 { .name = "BTCM", .cp = 15, .opc1 = 0, .crn = 9, .crm = 1, .opc2 = 1, [all …]
|
H A D | a32.decode | 50 &mcr cp opc1 crn crm opc2 rt 546 @mcr ---- .... opc1:3 . crn:4 rt:4 cp:4 opc2:3 . crm:4 &mcr
|
H A D | t32.decode | 48 &mcr !extern cp opc1 crn crm opc2 rt 708 @mcr .... .... opc1:3 . crn:4 rt:4 cp:4 opc2:3 . crm:4
|
H A D | neon-dp.decode | 445 # 1111 001 11 D 11 size:2 opc1:2 Vd:4 0 opc2:4 q:1 M 0 Vm:4
|
H A D | translate.c | 4518 int opc1, int crn, int crm, int opc2, in do_coproc_insn() argument 4521 uint32_t key = ENCODE_CP_REG(cpnum, is64, s->ns, crn, crm, opc1, opc2); in do_coproc_insn() 4542 syndrome = syn_cp14_rt_trap(1, 0xe, opc1, opc2, crn, crm, in do_coproc_insn() 4551 syndrome = syn_cp15_rt_trap(1, 0xe, opc1, opc2, crn, crm, in do_coproc_insn() 4633 crm, opc2, s->ns ? "non-secure" : "secure"); in do_coproc_insn() 5187 do_coproc_insn(s, a->cp, false, a->opc1, a->crn, a->crm, a->opc2, in trans_MCR() 5197 do_coproc_insn(s, a->cp, false, a->opc1, a->crn, a->crm, a->opc2, in trans_MRC()
|
/openbmc/qemu/hw/intc/ |
H A D | arm_gicv3_cpuif.c | 536 int regno = ri->opc2 & 3; in icv_ap_read() 548 int regno = ri->opc2 & 3; in icv_ap_write() 639 trace_gicv3_icv_igrpen_read(ri->opc2 & 1 ? 1 : 0, in icv_igrpen_read() 1651 int regno = ri->opc2 & 3; in icc_ap_read() 1673 int regno = ri->opc2 & 3; in icc_ap_write() 1902 int grp = ri->opc2 & 1 ? GICV3_G1 : GICV3_G0; in icc_igrpen_read() 1923 int grp = ri->opc2 & 1 ? GICV3_G1 : GICV3_G0; in icc_igrpen_write() 2488 int regno = ri->opc2 & 3; in ich_ap_read() 2501 int regno = ri->opc2 & 3; in ich_ap_write() 2570 int regno = ri->opc2 | ((ri->crm & 1) << 3); in ich_lr_read() [all …]
|
H A D | arm_gicv3_kvm.c | 734 .opc0 = 3, .opc1 = 0, .crn = 12, .crm = 12, .opc2 = 4,
|
/openbmc/qemu/target/ppc/ |
H A D | translate.c | 1317 GEN_OPCODE(name, opc1, opc2, opc3, inval, type, PPC_NONE) 1320 GEN_OPCODE(name, opc1, opc2, opc3, inval, type, type2) 1323 GEN_OPCODE2(name, onam, opc1, opc2, opc3, inval, type, PPC_NONE) 1326 GEN_OPCODE2(name, onam, opc1, opc2, opc3, inval, type, type2) 1329 GEN_OPCODE3(name, opc1, opc2, opc3, opc4, inval, type, type2) 1335 unsigned char opc1, opc2, opc3, opc4; member 5484 if (opc2 & 0x04) { in gen_405_mulladd_insn() 5487 if (opc2 & 0x02) { in gen_405_mulladd_insn() 6897 GEN_HANDLER(name, 0x04, opc2, opc3, 0x00000000, PPC_405_MAC) 7118 if (insn->opc2 != 0xFF) { in register_insn() [all …]
|
H A D | internal.h | 98 EXTRACT_HELPER(opc2, 1, 5);
|
/openbmc/qemu/hw/arm/ |
H A D | pxa2xx.c | 359 { .name = "CPPMNC", .cp = 14, .crn = 0, .crm = 1, .opc1 = 0, .opc2 = 0, 362 { .name = "CPCCNT", .cp = 14, .crn = 1, .crm = 1, .opc1 = 0, .opc2 = 0, 365 { .name = "CPINTEN", .cp = 14, .crn = 4, .crm = 1, .opc1 = 0, .opc2 = 0, 367 { .name = "CPFLAG", .cp = 14, .crn = 5, .crm = 1, .opc1 = 0, .opc2 = 0, 369 { .name = "CPEVTSEL", .cp = 14, .crn = 8, .crm = 1, .opc1 = 0, .opc2 = 0, 372 { .name = "CPPMN0", .cp = 14, .crn = 0, .crm = 2, .opc1 = 0, .opc2 = 0, 374 { .name = "CPPMN1", .cp = 14, .crn = 1, .crm = 2, .opc1 = 0, .opc2 = 0, 376 { .name = "CPPMN2", .cp = 14, .crn = 2, .crm = 2, .opc1 = 0, .opc2 = 0, 378 { .name = "CPPMN3", .cp = 14, .crn = 2, .crm = 3, .opc1 = 0, .opc2 = 0, 381 { .name = "CLKCFG", .cp = 14, .crn = 6, .crm = 0, .opc1 = 0, .opc2 = 0, [all …]
|
H A D | pxa2xx_pic.c | 245 { .name = NAME, .cp = 6, .crn = CRN, .crm = 0, .opc1 = 0, .opc2 = 0, \
|
/openbmc/qemu/tcg/mips/ |
H A D | tcg-target.c.inc | 449 static void tcg_out_opc_sa64(TCGContext *s, MIPSInsn opc1, MIPSInsn opc2, 454 inst = (sa & 32 ? opc2 : opc1);
|