Home
last modified time | relevance | path

Searched refs:n_lock_w_phy1 (Results 1 – 1 of 1) sorted by relevance

/openbmc/u-boot/arch/arm/mach-exynos/
H A Ddmc_init_ddr3.c450 uint32_t val, n_lock_r, n_lock_w_phy0, n_lock_w_phy1; in ddr3_mem_ctrl_init() local
716 n_lock_w_phy1 = (lock1_info & CTRL_LOCK_COARSE_MASK) >> 2; in ddr3_mem_ctrl_init()
719 n_lock_r |= n_lock_w_phy1; in ddr3_mem_ctrl_init()
788 writel((val + n_lock_w_phy1), &phy1_ctrl->phy_con12); in ddr3_mem_ctrl_init()