Home
last modified time | relevance | path

Searched refs:mtvec (Results 1 – 6 of 6) sorted by relevance

/openbmc/qemu/tests/tcg/riscv64/
H A Dtest-mepc-masking.S16 csrw mtvec, t0
H A Dissue1060.S7 csrw mtvec, t0
/openbmc/qemu/target/riscv/
H A Dmachine.c444 VMSTATE_UINTTL(env.mtvec, RISCVCPU),
H A Dcpu.h324 target_ulong mtvec; member
H A Dcpu_helper.c2450 env->pc = (env->mtvec >> 2 << 2) + in riscv_cpu_do_interrupt()
2451 ((async && (env->mtvec & 3) == 1) ? cause * 4 : 0); in riscv_cpu_do_interrupt()
H A Dcsr.c2983 *val = env->mtvec; in read_mtvec()
2992 env->mtvec = val; in write_mtvec()