Home
last modified time | relevance | path

Searched refs:mmHDMI_INFOFRAME_CONTROL1 (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v6_0.c1483 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset); in dce_v6_0_audio_set_avi_infoframe()
1487 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp); in dce_v6_0_audio_set_avi_infoframe()
1597 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset); in dce_v6_0_audio_hdmi_enable()
1599 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp); in dce_v6_0_audio_hdmi_enable()
H A Ddce_v10_0.c1648 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset); in dce_v10_0_afmt_setmode()
1651 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp); in dce_v10_0_afmt_setmode()
1727 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset); in dce_v10_0_afmt_setmode()
1729 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp); in dce_v10_0_afmt_setmode()
H A Ddce_v11_0.c1697 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset); in dce_v11_0_afmt_setmode()
1700 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp); in dce_v11_0_afmt_setmode()
1776 tmp = RREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset); in dce_v11_0_afmt_setmode()
1778 WREG32(mmHDMI_INFOFRAME_CONTROL1 + dig->afmt->offset, tmp); in dce_v11_0_afmt_setmode()
H A Ddce_v8_0.c1596 WREG32(mmHDMI_INFOFRAME_CONTROL1 + offset, in dce_v8_0_afmt_setmode()
1662 WREG32_P(mmHDMI_INFOFRAME_CONTROL1 + offset, in dce_v8_0_afmt_setmode()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3865 #define mmHDMI_INFOFRAME_CONTROL1 0x1C12 macro
H A Ddce_8_0_d.h2943 #define mmHDMI_INFOFRAME_CONTROL1 0x1c12 macro
H A Ddce_10_0_d.h3722 #define mmHDMI_INFOFRAME_CONTROL1 0x4a0f macro
H A Ddce_11_0_d.h3527 #define mmHDMI_INFOFRAME_CONTROL1 0x4a0f macro
H A Ddce_11_2_d.h4758 #define mmHDMI_INFOFRAME_CONTROL1 0x4a0f macro