Home
last modified time | relevance | path

Searched refs:mmHDMI_ACR_PACKET_CONTROL (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Ddce_v6_0.c1419 tmp = RREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset); in dce_v6_0_audio_set_acr()
1423 WREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset, tmp); in dce_v6_0_audio_set_acr()
H A Ddce_v8_0.c1611 WREG32(mmHDMI_ACR_PACKET_CONTROL + offset, in dce_v8_0_afmt_setmode()
1614 WREG32(mmHDMI_ACR_PACKET_CONTROL + offset, in dce_v8_0_afmt_setmode()
H A Ddce_v10_0.c1667 tmp = RREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset); in dce_v10_0_afmt_setmode()
1676 WREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset, tmp); in dce_v10_0_afmt_setmode()
H A Ddce_v11_0.c1716 tmp = RREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset); in dce_v11_0_afmt_setmode()
1725 WREG32(mmHDMI_ACR_PACKET_CONTROL + dig->afmt->offset, tmp); in dce_v11_0_afmt_setmode()
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3856 #define mmHDMI_ACR_PACKET_CONTROL 0x1C0F macro
H A Ddce_8_0_d.h2919 #define mmHDMI_ACR_PACKET_CONTROL 0x1c0f macro
H A Ddce_10_0_d.h3698 #define mmHDMI_ACR_PACKET_CONTROL 0x4a0c macro
H A Ddce_11_0_d.h3497 #define mmHDMI_ACR_PACKET_CONTROL 0x4a0c macro
H A Ddce_11_2_d.h4728 #define mmHDMI_ACR_PACKET_CONTROL 0x4a0c macro