Home
last modified time | relevance | path

Searched refs:mmDP_AUX3_AUX_DPHY_TX_CONTROL (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3480 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL 0x18C9 macro
H A Ddce_8_0_d.h4246 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL 0x18c9 macro
H A Ddce_10_0_d.h4894 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL 0x5c5d macro
H A Ddce_11_0_d.h4973 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL 0x5c5d macro
H A Ddce_11_2_d.h6235 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL 0x5c5d macro
H A Ddce_12_0_offset.h9932 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h7714 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL macro
H A Ddcn_1_0_offset.h8047 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL macro
H A Ddcn_2_1_0_offset.h9605 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL macro
H A Ddcn_3_0_2_offset.h9281 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL macro
H A Ddcn_2_0_0_offset.h10658 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL macro
H A Ddcn_3_0_0_offset.h10375 #define mmDP_AUX3_AUX_DPHY_TX_CONTROL macro