Home
last modified time | relevance | path

Searched refs:mmDP2_DP_VID_INTERRUPT_CNTL (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3265 #define mmDP2_DP_VID_INTERRUPT_CNTL 0x42CF macro
H A Ddce_8_0_d.h3862 #define mmDP2_DP_VID_INTERRUPT_CNTL 0x42cf macro
H A Ddce_10_0_d.h4494 #define mmDP2_DP_VID_INTERRUPT_CNTL 0x4cae macro
H A Ddce_11_0_d.h4470 #define mmDP2_DP_VID_INTERRUPT_CNTL 0x4cae macro
H A Ddce_11_2_d.h5702 #define mmDP2_DP_VID_INTERRUPT_CNTL 0x4cae macro
H A Ddce_12_0_offset.h10790 #define mmDP2_DP_VID_INTERRUPT_CNTL … macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_3_0_1_offset.h8626 #define mmDP2_DP_VID_INTERRUPT_CNTL … macro
H A Ddcn_1_0_offset.h8995 #define mmDP2_DP_VID_INTERRUPT_CNTL … macro
H A Ddcn_2_1_0_offset.h10539 #define mmDP2_DP_VID_INTERRUPT_CNTL … macro
H A Ddcn_3_0_2_offset.h10244 #define mmDP2_DP_VID_INTERRUPT_CNTL … macro
H A Ddcn_2_0_0_offset.h11628 #define mmDP2_DP_VID_INTERRUPT_CNTL … macro
H A Ddcn_3_0_0_offset.h11380 #define mmDP2_DP_VID_INTERRUPT_CNTL … macro