Home
last modified time | relevance | path

Searched refs:mmDP1_DP_VID_N (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h3216 #define mmDP1_DP_VID_N 0x1FCA macro
H A Ddce_8_0_d.h3821 #define mmDP1_DP_VID_N 0x1fca macro
H A Ddce_10_0_d.h4453 #define mmDP1_DP_VID_N 0x4ba9 macro
H A Ddce_11_0_d.h4419 #define mmDP1_DP_VID_N 0x4ba9 macro
H A Ddce_11_2_d.h5651 #define mmDP1_DP_VID_N 0x4ba9 macro
H A Ddce_12_0_offset.h10496 #define mmDP1_DP_VID_N macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5800 #define mmDP1_DP_VID_N macro
H A Ddcn_3_0_3_offset.h5309 #define mmDP1_DP_VID_N macro
H A Ddcn_3_0_1_offset.h8276 #define mmDP1_DP_VID_N macro
H A Ddcn_1_0_offset.h8675 #define mmDP1_DP_VID_N macro
H A Ddcn_2_1_0_offset.h10199 #define mmDP1_DP_VID_N macro
H A Ddcn_3_0_2_offset.h9891 #define mmDP1_DP_VID_N macro
H A Ddcn_2_0_0_offset.h11290 #define mmDP1_DP_VID_N macro
H A Ddcn_3_0_0_offset.h11027 #define mmDP1_DP_VID_N macro