Home
last modified time | relevance | path

Searched refs:mmDIG0_HDMI_ACR_32_1 (Results 1 – 14 of 14) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h2534 #define mmDIG0_HDMI_ACR_32_1 0x1C38 macro
H A Ddce_8_0_d.h3192 #define mmDIG0_HDMI_ACR_32_1 0x1c38 macro
H A Ddce_10_0_d.h3971 #define mmDIG0_HDMI_ACR_32_1 0x4a2f macro
H A Ddce_11_0_d.h3838 #define mmDIG0_HDMI_ACR_32_1 0x4a2f macro
H A Ddce_11_2_d.h5069 #define mmDIG0_HDMI_ACR_32_1 0x4a2f macro
H A Ddce_12_0_offset.h10116 #define mmDIG0_HDMI_ACR_32_1 macro
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dcn/
H A Ddcn_2_0_3_offset.h5378 #define mmDIG0_HDMI_ACR_32_1 macro
H A Ddcn_3_0_3_offset.h4897 #define mmDIG0_HDMI_ACR_32_1 macro
H A Ddcn_3_0_1_offset.h7870 #define mmDIG0_HDMI_ACR_32_1 macro
H A Ddcn_2_1_0_offset.h9763 #define mmDIG0_HDMI_ACR_32_1 macro
H A Ddcn_1_0_offset.h8267 #define mmDIG0_HDMI_ACR_32_1 macro
H A Ddcn_3_0_2_offset.h9479 #define mmDIG0_HDMI_ACR_32_1 macro
H A Ddcn_2_0_0_offset.h10858 #define mmDIG0_HDMI_ACR_32_1 macro
H A Ddcn_3_0_0_offset.h10615 #define mmDIG0_HDMI_ACR_32_1 macro