Home
last modified time | relevance | path

Searched refs:mmCRTC3_CRTC_GSL_CONTROL (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce100/
H A Ddce100_hw_sequencer.c54 .crtc = (mmCRTC3_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce112/
H A Ddce112_hw_sequencer.c53 .crtc = (mmCRTC3_CRTC_GSL_CONTROL - mmCRTC_GSL_CONTROL),
/openbmc/linux/drivers/gpu/drm/amd/display/dc/dce120/
H A Ddce120_hw_sequencer.c65 .crtc = (mmCRTC3_CRTC_GSL_CONTROL - mmCRTC0_CRTC_GSL_CONTROL),
/openbmc/linux/drivers/gpu/drm/amd/include/asic_reg/dce/
H A Ddce_6_0_d.h740 #define mmCRTC3_CRTC_GSL_CONTROL 0x447B macro
H A Ddce_8_0_d.h855 #define mmCRTC3_CRTC_GSL_CONTROL 0x447b macro
H A Ddce_10_0_d.h984 #define mmCRTC3_CRTC_GSL_CONTROL 0x417b macro
H A Ddce_11_0_d.h795 #define mmCRTC3_CRTC_GSL_CONTROL 0x417b macro
H A Ddce_11_2_d.h844 #define mmCRTC3_CRTC_GSL_CONTROL 0x417b macro
H A Ddce_12_0_offset.h6594 #define mmCRTC3_CRTC_GSL_CONTROL … macro