Home
last modified time | relevance | path

Searched refs:latch (Results 1 – 11 of 11) sorted by relevance

/openbmc/qemu/hw/misc/
H A Dmos6522.c164 counter = (d - (ti->counter_value + 1)) % (ti->latch + 2); in get_counter()
165 counter = (ti->latch - counter) & 0xffff; in get_counter()
203 counter = (d - (ti->counter_value + 1)) % (ti->latch + 2); in get_next_irq_time()
204 counter = (ti->latch - counter) & 0xffff; in get_next_irq_time()
209 next_time = d + ti->latch + 1; in get_next_irq_time()
211 next_time = d + ti->latch + 2; in get_next_irq_time()
215 trace_mos6522_get_next_irq_time(ti->latch, d, next_time - d); in get_next_irq_time()
349 val = s->timers[0].latch & 0xff; in mos6522_read()
353 val = (s->timers[0].latch >> 8) & 0xff; in mos6522_read()
433 s->timers[0].latch = (s->timers[0].latch & 0xff00) | val; in mos6522_write()
[all …]
/openbmc/qemu/hw/block/
H A Dswim.c283 uint8_t latch, reg, ism_bit; in iwmctrl_write() local
288 latch = (addr >> 1) & 7; in iwmctrl_write()
290 swimctrl->iwm_latches |= (1 << latch); in iwmctrl_write()
292 swimctrl->iwm_latches &= ~(1 << latch); in iwmctrl_write()
347 uint8_t latch, reg, value; in iwmctrl_read() local
352 latch = (addr >> 1) & 7; in iwmctrl_read()
354 swimctrl->iwm_latches |= (1 << latch); in iwmctrl_read()
356 swimctrl->iwm_latches &= ~(1 << latch); in iwmctrl_read()
/openbmc/skeleton/libopenbmc_intf/
H A Dgpio_configs.c56 const cJSON* latch = cJSON_GetObjectItem(power_config, "latch_out"); in read_power_gpios() local
57 if (latch != NULL) in read_power_gpios()
59 gpios->power_gpio.latch_out.name = g_strdup(latch->valuestring); in read_power_gpios()
/openbmc/qemu/include/hw/misc/
H A Dmos6522.h106 uint16_t latch; member
/openbmc/qemu/hw/display/
H A Dvga.c852 s->latch = ((uint32_t *)s->vram_ptr)[addr]; in vga_mem_readb()
855 ret = GET_PLANE(s->latch, plane); in vga_mem_readb()
858 ret = (s->latch ^ mask16[s->gr[VGA_GFX_COMPARE_VALUE]]) & in vga_mem_readb()
974 val = s->latch; in vga_mem_writeb()
999 val &= s->latch; in vga_mem_writeb()
1003 val |= s->latch; in vga_mem_writeb()
1007 val ^= s->latch; in vga_mem_writeb()
1014 val = (val & bit_mask) | (s->latch & ~bit_mask); in vga_mem_writeb()
2139 VMSTATE_UINT32(latch, VGACommonState),
H A Dvga_int.h76 uint32_t latch; member
H A Dcirrus_vga.c2743 VMSTATE_UINT32(vga.latch, CirrusVGAState),
/openbmc/qemu/hw/xen/
H A Dxen_pt.h216 uint32_t latch[4]; member
/openbmc/u-boot/doc/device-tree-bindings/pinctrl/
H A Dpinctrl-bindings.txt179 bias-bus-hold - latch weakly
/openbmc/docs/designs/
H A Ddevice-tree-gpio-naming.md153 needs more details on the cause of a reset. Hardware can be configured to latch
/openbmc/qemu/hw/arm/
H A Domap1.c1905 uint16_t latch; member
1933 s->latch = s->inputs; in omap_mpuio_set()
2003 return s->latch; in omap_mpuio_read()
2102 s->latch = 0; in omap_mpuio_reset()