Home
last modified time | relevance | path

Searched refs:lane0 (Results 1 – 13 of 13) sorted by relevance

/openbmc/ipmitool/include/ipmitool/
H A Dipmi_picmg.h186 unsigned short lane0 : 1; member
200 unsigned short lane0 : 1;
/openbmc/linux/Documentation/devicetree/bindings/pci/
H A Dpci-armada8k.txt25 Must be "cp0-pcie0-x4-lane0-phy", "cp0-pcie0-x4-lane1-phy" for
/openbmc/u-boot/arch/arm/dts/
H A Dzynqmp-zc1232-revA.dts82 phys = <&lane0 PHY_TYPE_SATA 0 0 125000000>, <&lane1 PHY_TYPE_SATA 1 1 125000000>;
H A Dzynqmp.dtsi677 lane0: lane0 { label
/openbmc/linux/drivers/gpu/drm/amd/display/include/
H A Dgrph_object_ctrl_defs.h242 uint8_t lane0:2; /* Mapping for lane 0 */ member
/openbmc/linux/arch/arm64/boot/dts/rockchip/
H A Drk3568.dtsi157 /* bifurcation; lane0 when using 1+1 */
/openbmc/linux/arch/arm64/boot/dts/marvell/
H A Darmada-8040-mcbin.dtsi188 phy-names = "cp0-pcie0-x4-lane0-phy", "cp0-pcie0-x4-lane1-phy",
H A Darmada-8040-puzzle-m801.dts521 phy-names = "cp1-pcie0-x2-lane0-phy", "cp1-pcie0-x2-lane1-phy";
/openbmc/linux/arch/arm64/boot/dts/ti/
H A Dk3-j721e-main.dtsi51 mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */
52 <0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */
53 <0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */
54 <0x40b0 0x3>, <0x40b4 0x3>, /* SERDES3 lane0/1 select */
56 /* SERDES4 lane0/1/2/3 select */
H A Dk3-j7200-main.dtsi38 mux-reg-masks = <0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */
H A Dk3-am64-main.dtsi55 mux-reg-masks = <0x4080 0x3>; /* SERDES0 lane0 select */
H A Dk3-j721s2-main.dtsi64 mux-reg-masks = <0x80 0x3>, <0x84 0x3>, /* SERDES0 lane0/1 select */
/openbmc/linux/arch/arm64/boot/dts/qcom/
H A Dmsm8996.dtsi706 reset-names = "lane0";