Home
last modified time | relevance | path

Searched refs:irq_msk (Results 1 – 5 of 5) sorted by relevance

/openbmc/linux/drivers/scsi/hisi_sas/
H A Dhisi_sas_v2_hw.c422 .irq_msk = BIT(SAS_ECC_INTR_DQE_ECC_1B_OFF),
429 .irq_msk = BIT(SAS_ECC_INTR_IOST_ECC_1B_OFF),
436 .irq_msk = BIT(SAS_ECC_INTR_ITCT_ECC_1B_OFF),
443 .irq_msk = BIT(SAS_ECC_INTR_IOSTLIST_ECC_1B_OFF),
450 .irq_msk = BIT(SAS_ECC_INTR_ITCTLIST_ECC_1B_OFF),
457 .irq_msk = BIT(SAS_ECC_INTR_CQE_ECC_1B_OFF),
464 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM0_ECC_1B_OFF),
471 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM1_ECC_1B_OFF),
478 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM2_ECC_1B_OFF),
485 .irq_msk = BIT(SAS_ECC_INTR_NCQ_MEM3_ECC_1B_OFF),
[all …]
H A Dhisi_sas_v3_hw.c1014 u32 irq_msk = hisi_sas_phy_read32(hisi_hba, phy_no, CHL_INT2_MSK); in disable_phy_v3_hw() local
1020 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT2_MSK, msk | irq_msk); in disable_phy_v3_hw()
1040 hisi_sas_phy_write32(hisi_hba, phy_no, CHL_INT2_MSK, irq_msk); in disable_phy_v3_hw()
1685 u32 irq_msk; in int_phy_up_down_bcast_v3_hw() local
1689 irq_msk = hisi_sas_read32(hisi_hba, CHNL_INT_STATUS) in int_phy_up_down_bcast_v3_hw()
1691 while (irq_msk) { in int_phy_up_down_bcast_v3_hw()
1692 if (irq_msk & 1) { in int_phy_up_down_bcast_v3_hw()
1717 irq_msk >>= 4; in int_phy_up_down_bcast_v3_hw()
1726 .irq_msk = BIT(CHL_INT1_DMAC_TX_ECC_MB_ERR_OFF),
1730 .irq_msk = BIT(CHL_INT1_DMAC_RX_ECC_MB_ERR_OFF),
[all …]
H A Dhisi_sas.h122 u32 irq_msk; member
/openbmc/linux/drivers/gpio/
H A Dgpio-mxc.c298 u32 irq_msk, irq_stat; in mx2_gpio_irq_handler() local
306 irq_msk = readl(port->base + GPIO_IMR); in mx2_gpio_irq_handler()
307 if (!irq_msk) in mx2_gpio_irq_handler()
310 irq_stat = readl(port->base + GPIO_ISR) & irq_msk; in mx2_gpio_irq_handler()
H A Dgpio-hisi.c183 unsigned long irq_msk = hisi_gpio_read_reg(&hisi_gpio->chip, in hisi_gpio_irq_handler() local
189 for_each_set_bit(hwirq, &irq_msk, HISI_GPIO_LINE_NUM_MAX) in hisi_gpio_irq_handler()