Home
last modified time | relevance | path

Searched refs:ih2 (Results 1 – 12 of 12) sorted by relevance

/openbmc/linux/drivers/net/ethernet/cavium/liquidio/
H A Docteon_nic.h123 struct octeon_instr_ih2 *ih2; in octnet_prepare_pci_cmd_o2() local
130 ih2 = (struct octeon_instr_ih2 *)&cmd->cmd2.ih2; in octnet_prepare_pci_cmd_o2()
135 ih2->fsz = LIO_PCICMD_O2; in octnet_prepare_pci_cmd_o2()
137 ih2->tagtype = ORDERED_TAG; in octnet_prepare_pci_cmd_o2()
138 ih2->grp = DEFAULT_POW_GRP; in octnet_prepare_pci_cmd_o2()
143 ih2->tag = tag; in octnet_prepare_pci_cmd_o2()
145 ih2->tag = LIO_DATA(port); in octnet_prepare_pci_cmd_o2()
147 ih2->raw = 1; in octnet_prepare_pci_cmd_o2()
151 ih2->dlengsz = setup->s.u.datasize; in octnet_prepare_pci_cmd_o2()
153 ih2->gather = 1; in octnet_prepare_pci_cmd_o2()
[all …]
H A Drequest_manager.c586 struct octeon_instr_ih2 *ih2; in octeon_prepare_soft_command() local
647 ih2 = (struct octeon_instr_ih2 *)&sc->cmd.cmd2.ih2; in octeon_prepare_soft_command()
648 ih2->tagtype = ATOMIC_TAG; in octeon_prepare_soft_command()
649 ih2->tag = LIO_CONTROL; in octeon_prepare_soft_command()
650 ih2->raw = 1; in octeon_prepare_soft_command()
655 ih2->rs = 1; in octeon_prepare_soft_command()
678 ih2->fsz = LIO_PCICMD_O2; in octeon_prepare_soft_command()
688 struct octeon_instr_ih2 *ih2; in octeon_send_soft_command() local
716 ih2 = (struct octeon_instr_ih2 *)&sc->cmd.cmd2.ih2; in octeon_send_soft_command()
717 if (ih2->dlengsz) { in octeon_send_soft_command()
[all …]
H A Docteon_nic.c36 struct octeon_instr_ih2 *ih2; in octeon_alloc_soft_command_resp() local
59 ih2 = (struct octeon_instr_ih2 *)&sc->cmd.cmd2.ih2; in octeon_alloc_soft_command_resp()
63 ih2->fsz = LIO_SOFTCMDRESP_IH2; in octeon_alloc_soft_command_resp()
H A Docteon_iq.h212 u64 ih2; member
H A Dlio_main.c2276 (&sc->cmd.cmd2.ih2))->dlengsz; in send_nic_timestamp_pkt()
/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvega10_ih.c75 if (adev->irq.ih2.ring_size) { in vega10_ih_init_register_offset()
76 ih_regs = &adev->irq.ih2.ih_regs; in vega10_ih_init_register_offset()
143 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in vega10_ih_toggle_interrupts()
263 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in vega10_ih_irq_init()
509 r = amdgpu_ih_ring_init(adev, &adev->irq.ih2, PAGE_SIZE, true); in vega10_ih_sw_init()
513 adev->irq.ih2.use_doorbell = true; in vega10_ih_sw_init()
514 adev->irq.ih2.doorbell_index = (adev->doorbell_index.ih + 2) << 1; in vega10_ih_sw_init()
H A Dvega20_ih.c83 if (adev->irq.ih2.ring_size) { in vega20_ih_init_register_offset()
84 ih_regs = &adev->irq.ih2.ih_regs; in vega20_ih_init_register_offset()
152 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in vega20_ih_toggle_interrupts()
282 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in vega20_ih_irq_init()
564 r = amdgpu_ih_ring_init(adev, &adev->irq.ih2, PAGE_SIZE, true); in vega20_ih_sw_init()
568 adev->irq.ih2.use_doorbell = true; in vega20_ih_sw_init()
569 adev->irq.ih2.doorbell_index = (adev->doorbell_index.ih + 2) << 1; in vega20_ih_sw_init()
H A Dnavi10_ih.c77 if (adev->irq.ih2.ring_size) { in navi10_ih_init_register_offset()
78 ih_regs = &adev->irq.ih2.ih_regs; in navi10_ih_init_register_offset()
198 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in navi10_ih_toggle_interrupts()
319 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in navi10_ih_irq_init()
582 adev->irq.ih2.ring_size = 0; in navi10_ih_sw_init()
H A Damdgpu_irq.h92 struct amdgpu_ih_ring ih, ih1, ih2, ih_soft; member
H A Damdgpu_irq.c206 amdgpu_ih_process(adev, &adev->irq.ih2); in amdgpu_irq_handle_ih2()
334 amdgpu_ih_ring_fini(adev, &adev->irq.ih2); in amdgpu_irq_fini_hw()
H A Dih_v6_1.c554 adev->irq.ih2.ring_size = 0; in ih_v6_1_sw_init()
H A Dih_v6_0.c581 adev->irq.ih2.ring_size = 0; in ih_v6_0_sw_init()