Home
last modified time | relevance | path

Searched refs:ih1 (Results 1 – 9 of 9) sorted by relevance

/openbmc/linux/drivers/gpu/drm/amd/amdgpu/
H A Dvega10_ih.c64 if (adev->irq.ih1.ring_size) { in vega10_ih_init_register_offset()
65 ih_regs = &adev->irq.ih1.ih_regs; in vega10_ih_init_register_offset()
143 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in vega10_ih_toggle_interrupts()
224 if (ih == &adev->irq.ih1) in vega10_ih_enable_ring()
263 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in vega10_ih_irq_init()
502 r = amdgpu_ih_ring_init(adev, &adev->irq.ih1, PAGE_SIZE, true); in vega10_ih_sw_init()
506 adev->irq.ih1.use_doorbell = true; in vega10_ih_sw_init()
507 adev->irq.ih1.doorbell_index = (adev->doorbell_index.ih + 1) << 1; in vega10_ih_sw_init()
H A Dvega20_ih.c72 if (adev->irq.ih1.ring_size) { in vega20_ih_init_register_offset()
73 ih_regs = &adev->irq.ih1.ih_regs; in vega20_ih_init_register_offset()
152 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in vega20_ih_toggle_interrupts()
233 if (ih == &adev->irq.ih1) in vega20_ih_enable_ring()
282 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in vega20_ih_irq_init()
556 r = amdgpu_ih_ring_init(adev, &adev->irq.ih1, PAGE_SIZE, use_bus_addr); in vega20_ih_sw_init()
560 adev->irq.ih1.use_doorbell = true; in vega20_ih_sw_init()
561 adev->irq.ih1.doorbell_index = (adev->doorbell_index.ih + 1) << 1; in vega20_ih_sw_init()
H A Dih_v6_1.c65 if (adev->irq.ih1.ring_size) { in ih_v6_1_init_register_offset()
66 ih_regs = &adev->irq.ih1.ih_regs; in ih_v6_1_init_register_offset()
172 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1}; in ih_v6_1_toggle_interrupts()
253 if (ih == &adev->irq.ih1) { in ih_v6_1_enable_ring()
295 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1}; in ih_v6_1_irq_init()
501 *adev->irq.ih1.wptr_cpu = wptr; in ih_v6_1_self_irq()
553 adev->irq.ih1.ring_size = 0; in ih_v6_1_sw_init()
H A Dih_v6_0.c65 if (adev->irq.ih1.ring_size) { in ih_v6_0_init_register_offset()
66 ih_regs = &adev->irq.ih1.ih_regs; in ih_v6_0_init_register_offset()
200 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1}; in ih_v6_0_toggle_interrupts()
281 if (ih == &adev->irq.ih1) { in ih_v6_0_enable_ring()
323 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1}; in ih_v6_0_irq_init()
528 *adev->irq.ih1.wptr_cpu = wptr; in ih_v6_0_self_irq()
580 adev->irq.ih1.ring_size = 0; in ih_v6_0_sw_init()
H A Dnavi10_ih.c66 if (adev->irq.ih1.ring_size) { in navi10_ih_init_register_offset()
67 ih_regs = &adev->irq.ih1.ih_regs; in navi10_ih_init_register_offset()
198 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in navi10_ih_toggle_interrupts()
279 if (ih == &adev->irq.ih1) in navi10_ih_enable_ring()
319 struct amdgpu_ih_ring *ih[] = {&adev->irq.ih, &adev->irq.ih1, &adev->irq.ih2}; in navi10_ih_irq_init()
581 adev->irq.ih1.ring_size = 0; in navi10_ih_sw_init()
H A Damdgpu_irq.h92 struct amdgpu_ih_ring ih, ih1, ih2, ih_soft; member
H A Damdgpu_irq.c191 amdgpu_ih_process(adev, &adev->irq.ih1); in amdgpu_irq_handle_ih1()
333 amdgpu_ih_ring_fini(adev, &adev->irq.ih1); in amdgpu_irq_fini_hw()
H A Damdgpu_gmc.c455 ih = adev->irq.retry_cam_enabled ? &adev->irq.ih_soft : &adev->irq.ih1; in amdgpu_gmc_filter_faults_remove()
/openbmc/linux/drivers/gpu/drm/amd/amdkfd/
H A Dkfd_svm.c2298 &pdd->dev->adev->irq.ih1); in svm_range_drain_retry_fault()